A Study for clearing of faults in Computers
碩士 === 聖約翰科技大學 === 電機工程系碩士在職專班 === 106 === This thesis focuses on the problems raised by computers. This work also proposes some skills of combining Bayes Theorem, prior probability, Delphi Survey, Debug devices, dummy load and associated with the SWOT technologies to predict and clear the faults in...
Main Authors: | HUNG, PEI-JUI, 洪珮瑞 |
---|---|
Other Authors: | LIN, SHIEH-SHING |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/a9dhbc |
Similar Items
-
Improving Stability by Enhancing Critical Fault Clearing Time
by: Ghani, Ammara M.
Published: (2019) -
Power oscillation coordination damping control strategy of DFIG for fault ride through after clearing the fault
by: Haiyan Tang, et al.
Published: (2019-02-01) -
Study of Taipower Load Characteristics and Its Impact to the System Fault Critical Clearing Time
by: Yi-Kuang Chen, et al.
Published: (2003) -
Subungual clear cell acanthoma
by: Chun-Yu Cheng, et al.
Published: (2014-09-01) -
Improved transient earth fault clearing on solid and resistance earthed MV netwworks
by: Scholtz, J P
Published: (2015)