Design of a Timing Skew Calibration Processer for High-speed Time-interleaved ADCs
碩士 === 國立臺灣科技大學 === 電子工程系 === 106 === This thesis focuses on researching and developing in timing skew calibration of high-speed time-interleaved (TI) ADCs. The operating speed of single-channel ADCs are limited by CMOS process technologies. When the sampling frequency cannot meet the increase in th...
Main Authors: | Jia-Yi Hu, 胡嘉翊 |
---|---|
Other Authors: | Yung-Hui Chung |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/yf393s |
Similar Items
-
Calibration of sampling clock skew in high-speed, high-resolution time-interleaved ADCs
by: Kumar, Daniel Prashanth
Published: (2015) -
A Background Timing-Skew Calibration Technique Using Channel Correlation for Time-Interleaved ADCs
by: Jhao-Wei Zeng, et al.
Published: (2014) -
Time-Interleaved ADC and Calibration Techniques
by: Gao, Shan-Qing, et al.
Published: (2016) -
Low-Skew High-Speed Low-Power Four-Channel Time-Interleaved SAR ADC
by: Mi-Ti Yang, et al.
Published: (2016) -
Time-Interleaved SAR ADC with Background Timing-Skew Calibration for UWB Wireless Communication in IoT Systems
by: Kiho Seong, et al.
Published: (2020-04-01)