A 8~12Gb/s Full-Rate CDR with Continuous-Time Linear Equalization and Deserializer

碩士 === 國立清華大學 === 電機工程學系所 === 106 === With the advancement of technology, people are demanding the amount of data transmission. Therefore, we hope that the transmission speed can be increased significantly. And the parallel output will cause problems such as electromagnetic interference and crosstal...

Full description

Bibliographic Details
Main Authors: Yang, Zong-Han, 楊宗翰
Other Authors: Chu, Ta-Shun
Format: Others
Language:zh-TW
Published: 2018
Online Access:http://ndltd.ncl.edu.tw/handle/t3z3ky
Description
Summary:碩士 === 國立清華大學 === 電機工程學系所 === 106 === With the advancement of technology, people are demanding the amount of data transmission. Therefore, we hope that the transmission speed can be increased significantly. And the parallel output will cause problems such as electromagnetic interference and crosstalk. It will also cause problems on the circuit boards. Windings are more complicated, so serializer plays a very important role in many applications. With such high-frequency operation, the attenuation of the channel is very large, and serious inter-symbol interference may also occur, which causes the transmitted bits to interfere with each other and cause the eye amplitude on the eye diagram to become smaller or even disappear. Therefore, the bit error occurs dramatically. In order to suppress the electromagnetic interference, the transmitter often uses spread spectrum clocking to disperse the energy of the center frequency, and the high-frequency harmonics are also dispersed, which can reduce the interference to other signals. In order to solve the problem of attenuation of the channel above-mentioned, we must add an equalizer for compensation in front of the receiver, so that the attenuated signal can be reconstructed, and the open-eye state appears on the eye diagram, thus the clock and data recovery circuit works at the back. The original signal can be correctly judged to generate the correct clock to recover the received data. The equalizer must has self-adjustment function according to the environment, because different lengths of channel will have different attenuations. The purpose of this thesis is to make equalizer adaptable while using the PCIE 3.0 (5 inch) channel. And recovery the data transmitted by spread spectrum clocking by the clock data recovery. Then the serial data is recover to the parallel data by the deserializer.