Signal processing and LDPC decoding architectures for NAND flash memory systems

Signal processing and LDPC decoding architectures for NAND flash memory systems

博士 === 國立清華大學 === 電機工程學系所 === 106

Bibliographic Details
Main Authors:	Yang, Tsung-Chieh, 楊宗杰
Other Authors:	Ueng, Yeong-Luh
Format:	Others
Language:	en_US
Published:	2018
Online Access:	http://ndltd.ncl.edu.tw/handle/vyh4k4

Similar Items

Design and Implementation of LDPC Decoder for NAND FLASH Memory
by: Liu, Wei-Lun, et al.
Published: (2013)

QC-LDPC Codes and Decoding Strategies for NAND Flash Memory
by: Hsueh, Jen-Hao, et al.
Published: (2012)

Research on LDPC Code Construction and Decoder Architecture for NAND Flash Applications
by: Ho, Kin-Chu, et al.
Published: (2015)

A (9216,8195) LDPC Decoder based on Latin Square for NAND Flash Memory
by: 曾士家
Published: (2011)

A Low-Complexity LDPC Codec for NAND Flash Memory
by: Chou, Hsueh-Chih, et al.
Published: (2013)

Design and Implementation of a (9153,8256) LDPC Decoder with 2-bit Soft Input for NAND Flash Memory
by: 何堅柱
Published: (2010)

Application of LDPC Coded Modulation to NAND Flash
by: Bo-Hua Lin, et al.
Published: (2016)

Unequal Error Protection QC-LDPC Codes for NAND Flash Memory
by: 李佩庭
Published: (2013)

A (21150, 19050) Two-Phase GC-LDPC Decoder Design for NAND Flash Applications
by: Lin, Chien, et al.
Published: (2016)

Variable-Node-Based Belief-Propagation Decoding With Message Pre-Processing for NAND Flash Memory
by: Xingcheng Liu, et al.
Published: (2019-01-01)

Protograph QC-LDPC and Rate-Adaptive Polar Codes Design for MLC NAND Flash Memories
by: Lingjun Kong, et al.
Published: (2019-01-01)

Research on BCH Codec for NAND Flash Memory Systems
by: Yang, Chi-Heng, et al.
Published: (2014)

A Discrete Detection and Decoding of MLC NAND Flash Memory With Retention Noise
by: Wenhao Sun, et al.
Published: (2020-01-01)

A Stepwise Rate-Compatible LDPC and Parity Management in NAND Flash Memory-Based Storage Devices
by: Seung-Ho Lim, et al.
Published: (2020-01-01)

Architectural and Integration Options for 3D NAND Flash Memories
by: Rino Micheloni, et al.
Published: (2017-08-01)

The Effect of Hydrogen Concentration on NAND Flash Memory Reliability
by: Yang,Jhih-Siang, et al.
Published: (2017)

An Improved LDPC Decoding Algorithm and Designs of High-Throughput Decoder Architecture
by: Min-chieh Chiu, et al.
Published: (2006)

Iterative Pseudo-Soft-Reliability-Based Majority-Logic Decoding for NAND Flash Memory
by: Kyeong Bin Park, et al.
Published: (2021-01-01)

Reliability of Devices in NAND Flash Memory Periphery Circuitry
by: Tsung-HanLu, et al.
Published: (2013)

Optimized Quantization Analysis for LDPC Decoders in Multi-Level Flash Memories
by: Po-Sheng Wu, et al.
Published: (2012)

Decoding Status Acquisition Methods in NAND Flash Data Analysis
by: Huang, Ching-Hui, et al.
Published: (2017)

Soft-Decision BCH Decoder Design for NAND Flash Controller
by: Ku, Ming-Haur, et al.
Published: (2012)

Patent Analysis and Research of NAND Flash memory industry
by: Chieh-yun Wu, et al.
Published: (2016)

Concatenated BCH and LDPC Coding Scheme with Iterative Decoding Algorithm for Flash Memory
by: Shu-Sian Li, et al.
Published: (2014)

Industry Analysis of Global NAND Flash Memory
by: Chen, Ching-Chang, et al.
Published: (2017)

Architecture and Process Integration Overview of 3D NAND Flash Technologies
by: Geun Ho Lee, et al.
Published: (2021-07-01)

An Efficient Fault Detection Algorithm for NAND Flash Memory
by: Chia-Ling Ko, et al.
Published: (2009)

The influence of different process on the Random Telegraph Noise of the NAND Flash Memory
by: Chien, Ming-Hung, et al.
Published: (2018)

A Flexible Hybrid BCH Decoder for Modern NAND Flash Memories Using General Purpose Graphical Processing Units (GPGPUs)
by: Arul Subbiah, et al.
Published: (2019-05-01)

The Compression and Management Model for NAND Type Flash Memory
by: Yen-Sheng Chen, et al.
Published: (2005)

Neuromorphic Computing Using NAND Flash Memory Architecture With Pulse Width Modulation Scheme
by: Sung-Tae Lee, et al.
Published: (2020-09-01)

Decoder Implementation of SFT LDPC Codes
by: Chung-Chieh Lin, et al.
Published: (2013)

LDPC Codes Construction for Parallel Decoding
by: Tsung-Che Wu, et al.
Published: (2010)

Page Buffer Circuit Design for 3D BE-SONOS TFT NAND FLASH Memory
by: Yang, Yih-Shan, et al.
Published: (2012)

File System, Real-Time Compression Model, and Buffer Architecture Management for NAND Type Flash Memory
by: Chun-Ta Chen, et al.
Published: (2008)

Testing of the NAND Flash Memory with Linear Feedback Shift Registers
by: Su Ming-Tsai, et al.
Published: (2007)

An Adaptive-Rate Error Correction Scheme for NAND Flash Memory
by: Te-Hsuan Chen, et al.
Published: (2008)

A NOR Emulation Strategy over NAND Flash Memory
by: Chien-Hung Lin, et al.
Published: (2007)

A Realistic Fault Model of NAND-type Flash Memory
by: Yea-Ling Hong, et al.
Published: (2000)

Error Patterns and Error Characterization for TLC NAND Flash Memory
by: Wei-Yi Lee, et al.
Published: (2014)

Cannot write session to /tmp/vufind_sessions/sess_5hll10bbk9oacf001g5esohhf4