A High-Performance FPGA Implementation of Farneback Optical Flow Algorithm with Vivado High Level Synthesis

A High-Performance FPGA Implementation of Farneback Optical Flow Algorithm with Vivado High Level Synthesis

碩士 === 國立清華大學 === 電機工程學系所 === 106

Bibliographic Details
Main Authors:	Zhong, Zi-Qi, 鍾子綮
Other Authors:	Liou, Jing-Jia
Format:	Others
Language:	en_US
Published:	2018
Online Access:	http://ndltd.ncl.edu.tw/handle/4g57yd

Similar Items

Evaluating Vivado High-Level Synthesis on OpenCV Functions for the Zynq-7000 FPGA
by: Johansson, Henrik
Published: (2015)

High-Level Annotation of Routing Congestion for Xilinx Vivado HLS Designs
by: Osama Bin Tariq, et al.
Published: (2021-01-01)

Vivado Design Interface: Enabling CAD-Tool Design for Next Generation Xilinx FPGA Devices
by: Townsend, Thomas James
Published: (2017)

Real-time acceleration design of Canny algorithm based on Vivado HLS
by: Tan Jiancheng, et al.
Published: (2018-09-01)

Hybrid Design, Modelling, and Simulation of a 4-Bit Binary Multiplier using Vivado, Simulink, and Kintex-7 FPGA
by: P. Y. Dibal, et al.
Published: (2015-08-01)

High Level Synthesis FPGA Implementation of the Jacobi Algorithm to Solve the Eigen Problem
by: Ignacio Bravo, et al.
Published: (2015-01-01)

Implementation of optical flow algorithms in FPGA platforms with embedded CPU
by: Santos, João Pedro Ramos de Oliveira
Published: (2009)

A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC
by: Jennifer Pearl Smith, et al.
Published: (2021-01-01)

Tincr: Integrating Custom CAD Tool Frameworks with the Xilinx Vivado Design Suite
by: White, Brad S
Published: (2014)

Implementation of a High Performance Embedded MPC on FPGA using High-Level Synthesis
by: Araujo Barrientos, Antonio
Published: (2017)

Implementation of a high performance embedded MPC on FPGA using high-level synthesis
by: Araujo Barrientos, Antonio
Published: (2017)

Implementation of a high performance embedded MPC on FPGA using high-level synthesis
by: Araujo Barrientos, Antonio
Published: (2017)

Algorithmic-Level Approximate Tensorial SVM Using High-Level Synthesis on FPGA
by: Hamoud Younes, et al.
Published: (2021-01-01)

FPGA-based Implementation of Concatenative Speech Synthesis Algorithm
by: Bamini, Praveen Kumar
Published: (2003)

Efficient FPGA Implementation of OpenCL High-Performance Computing Applications via High-Level Synthesis
by: Fahad Bin Muslim, et al.
Published: (2017-01-01)

Algorithms for Design Space Exploration and High-level Synthesis for Multi-FPGA Reconfigurable Computers
by: Govindarajan, Sriram
Published: (2000)

Acceleration by Inline Cache for Memory-Intensive Algorithms on FPGA via High-Level Synthesis
by: Liang Ma, et al.
Published: (2017-01-01)

High dynamic range and post-processing algorithms for camera and FPGA implementation
by: Ting Tseng-kuo, et al.
Published: (2013)

High-speed implementation of ANT series block cipher algorithm on FPGA
by: Wang Jianxin, et al.
Published: (2021-04-01)

FPGA-Based Implementation of Real Time Optical Flow Algorithm and Its Applications for Digital Image Stabilization
by: Robert Piotrowski, et al.
Published: (2010-06-01)

High Level Synthesis of FPGA-Based Digital Filters
by: Baguma, Gerald
Published: (2014)

A High Level Synthesis with Fault Tolerance on FPGA
by: Chia-Yang Liao, et al.
Published: (2006)

An FPGA implementation for a high-speed optical link with a PCIe interface
by: Kadric, Edin
Published: (2012)

High-Level Synthesis Design for Stencil Computations on FPGA with High Bandwidth Memory
by: Changdao Du, et al.
Published: (2020-08-01)

A Scratchpad Memory for High-Level Synthesis Compiler on FPGA
by: Wei-Che Tsai, et al.
Published: (2014)

Research of the Efficiency of High-Level Synthesis Tool for FPGA Based Hardware Implementation of Some Basic Algorithms for the Big Data Analysis and Management Tasks
by: Alexander Antonov, et al.
Published: (2020-04-01)

Misadjustment of 2, 4, and 6 tap linear Adaptive Predictors, and behavioral simulation of 6-Tap Prediction Gain on Xilinx Vivado
by: Sampathkumar, Shruthi
Published: (2017)

High performance IIR filter implementation on FPGA
by: Debarshi Datta, et al.
Published: (2021-01-01)

High Throughput Implementation of SMS4 on FPGA
by: Jun Zhao, et al.
Published: (2019-01-01)

FPGA Implementation of High-Speed Fuzzy Control Algorithm for DC Motor Position Control
by: Hsiao-Ping Wang, et al.
Published: (2008)

Analyzing and implementation of compression algorithms in an FPGA
by: Janis, Markus
Published: (2011)

Implementation of Interpolated FFT Algorithm on FPGA
by: Chi-Chung Ho, et al.
Published: (2007)

Exploring Sparse Visual Odometry Acceleration on FPGA with High-level Synthesis
by: Iordanou, K., et al.
Published: (2023)

Source-level instrumentation for in-system debug of high-level synthesis designs for FPGA
by: Pinilla, Jose Pablo
Published: (2016)

Implementation of high-speed fixed-point dividers on FPGA
by: Nikolai Sorokin
Published: (2006-04-01)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

High-speed Viterbi decoder design and implementation with FPGA
by: Lin, Jian
Published: (2007)

The Implementation High-Performance JPEG Hardware Encoder on FPGA
by: Ting-Wei Wu, et al.
Published: (2011)

A high level implementation and performance evaluation of level-I asynchronous cache on FPGA
by: Mansi Jhamb, et al.
Published: (2017-07-01)

Cannot write session to /tmp/vufind_sessions/sess_ko8b3guf2iqonnbr9lvfj16vd7