Implementation of the 10-bit 40-MS/s Pipelined ADC

Implementation of the 10-bit 40-MS/s Pipelined ADC

碩士 === 國立清華大學 === 電機工程學系所 === 106 === abstract hide

Bibliographic Details
Main Authors:	Chou, Yu-Liang, 周育諒
Other Authors:	Tang, Kea-Tiong
Format:	Others
Language:	zh-TW
Published:	2017
Online Access:	http://ndltd.ncl.edu.tw/handle/6t7kpj

Similar Items

A 10-bit 250MS/s pipelined ADC
by: Jian-Feng Shiu, et al.
Published: (2007)

12Bit 200Ms/s Pipeline ADC
by: Liao, Yu-Cheng, et al.
Published: (2018)

A low power 10bit 200Ms/s Pipelined ADC
by: Chen, Yi-Ting, et al.
Published: (2017)

A 10-BIT 5MS/S LOW-VOLTAGE PIPELINE ADC
by: Wei-Ren Wang, et al.
Published: (2006)

A 10-BIT 5-MS/S LOW-VOLTAGE PIPELINE ADC
by: Wen-Ren wang, et al.
Published: (2006)

A Single-Channel 10-bit 400-MS/s Pipeline ADC
by: Chen-Kai Hsu, et al.
Published: (2015)

A 10-bit 200-MS/s Pipelined ADC with Mixed-Mode Sampling Technique
by: Yi-Xian Chen, et al.
Published: (2009)

A 10-bit 50MS/s Pipelined ADC With Background Gain Error Calibration
by: Bing-Wen Lai, et al.
Published: (2014)

A 10-BIT 200MS PIPELINED ADC FOR HIGH DEFINATION VIDEO DECODER
by: Chia-ching Lin, et al.
Published: (2010)

10-BIT 40-MS/S PIPELINE ANALOG TO DIGITAL CONVERTER
by: Shih-Sing Huang, et al.
Published: (2008)

A Low Power 10Bit 50MS/s Pipelined ADC for Image Processing Applications
by: Lin, Zhe-Hui, et al.
Published: (2009)

Design and Implementation of a 10-bit 160-MS/s SAR ADC
by: Hsuan-Chin Yeh, et al.
Published: (2016)

An 11-bit 100-MS/s Pipelined ADC With Gain Error Correction
by: Cheng-Lin Wang, et al.
Published: (2010)

A study of 10-bit, 100Msps pipeline ADC and the implementation of 1.5-bit stage
by: Bayoumy, Mostafa Elsayed
Published: (2014)

Design of a 10-bit 100MHz Pipelined ADC
by: Hsiu-Chuan Li, et al.
Published: (2014)

A 1-V 10-BIT 5-MS/S PIPELINED ADC USINGLOADING-FREE AND OPAMP-RESET SWITCHINGTECHNIQUES
by: Sheng-Min Yu, et al.
Published: (2008)

A 12-BIT 50-MS/S BUILT-IN ANALOG SELF-CALIBRATED PIPELINE ADC
by: Yu-Chen Shen, et al.
Published: (2006)

A Hybrid-Calibration Method for 10bit 200MS/s PipelinedADC with Noise-Cancellation LDO Supply
by: Chung-Ming Tseng, et al.
Published: (2014)

The Design and Realization of Digital Calibration in 10-bit 10 MSPS Pipelined ADC
by: Shan-Chun Hwang, et al.
Published: (2001)

A 8-bit 20-MS/s Pipeline ADC and A Low-Power 5-bit 2.4-MS/s Successive Approximation ADC for ZigBee Receivers
by: Kuang-Ting Cheng, et al.
Published: (2006)

The Design of a 10b 100MS/s Pipelined ADC and a 10b 20MS/s SAR ADC
by: Yung Zeng Wu, et al.

Implementation of a 13-bit 100-MS/s Pipelined ADC with the Multi-Correlation Based Digital Background Calibration
by: Lin, Shen-Pai, et al.
Published: (2013)

An 8-bit 100MS/s CMOS Pipelined ADC With Improved Loading-Free Architecture
by: 夏竹緯
Published: (2008)

Implementation of a Built-in-Self-Calibration Technique for 1-bit/stage Pipelined ADC in the Wireless IC Testing Platform
by: Kuo-Yu Chou, et al.
Published: (2009)

A 10-bit 27-MS/s Low Power SAR ADC
by: Meng-FaYang, et al.
Published: (2010)

A 1.2V 10-bit High-Speed Pipelined ADC
by: Huan-Chieh Tseng, et al.
Published: (2008)

A 10 Bit 40MS/s Pipelined Analog-to-Digital Converter for WiMax Systems
by: Wei-Zhi Liao, et al.
Published: (2006)

Time Analysis SAR ADC and 1GS/s 6Bits Pipelined ADC
by: Wu,Yi Siang, et al.
Published: (2015)

Design and Implementation of a 12-bit 100-MS/s SAR ADC
by: Chia-Wei - Yen, et al.
Published: (2016)

A 10Bit 100MS/s With Stay&Inverse switching Multi-Bit Successive Approximation ADC
by: Ren-Hao Ye, et al.
Published: (2014)

A 10-bit 100-MS/s Power-Efficient Flash SAR ADC
by: Chao-FangTsai, et al.
Published: (2011)

A 12-bit, 10 Msps two stage SAR-based pipeline ADC
by: Gandara, Miguel Francisco
Published: (2013)

Design of 10 bits High Speed Pipelined ADC for Power-Line Communication System
by: Tung-Hung Sung, et al.
Published: (2013)

A 12-bit 100-MS/s Zero Crossing Based Pipelined ADC With Current Mismatch Correction
by: Hsu, Pei-Jung, et al.
Published: (2012)

A 1 GS/s 12-Bit Pipelined/SAR Hybrid ADC in 40 nm CMOS Technology
by: Jianwen Li, et al.
Published: (2020-02-01)

A 10-bit 100MS/s Pipelined A/D Converter with PD-BII
by: Yu-LunOu, et al.
Published: (2010)

A 150MS/s 10bits Hybrid SAR ADC with Time-domain analysis
by: Liao, Chao Han, et al.
Published: (2016)

A 10-bit 110-MS/s SAR ADC with 2.5-bit Predictive Capacitor Switching Procedure
by: Nan-YuanWang, et al.
Published: (2011)

A 12-bit 40-MS/s SAR ADC with Calibration-Less Switched Capacitive Reference Driver
by: Hyungyu Ju, et al.
Published: (2020-11-01)

A 10-bit 30-MS/s Pipeline ADC for DVB-H Receiver Systems and Mixed-Voltage Tolerant I/O Cell Design
by: Tie-Yan Chang, et al.
Published: (2007)

Cannot write session to /tmp/vufind_sessions/sess_dn40ceocrcuuidolba0944lnfe