An Error Indication Signal Collapsing Technique for Implication-Based Concurrent Error Detection
碩士 === 國立中山大學 === 電機工程學系研究所 === 106 === Due to the development of advanced semi-conductor process, the circuit in a chip could be implemented with a smaller size. However, chips may thus tend to fail because of the defects and process variation during manufacturing. Even if a chip is verified to wor...
Main Authors: | Chi-Hsuan Ho, 何季軒 |
---|---|
Other Authors: | Tong-Yu Hsieh |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/965ch8 |
Similar Items
-
Concurrent Error Detection Techniques for Array Multipliers
by: Jen-Chiun Guan, et al.
Published: (2011) -
Concurrent error detection
by: Gorshe, Steven Scott
Published: (2012) -
The investigation of concurrent error detection by watchdog processor
by: Liao, Bao Hua, et al.
Published: (1995) -
Concurrent error detection and correction in systolic arrays
by: 王政治
Published: (1992) -
Input-Aware Implication Selection Scheme Utilizing ATPG for Efficient Concurrent Error Detection
by: Abdus Sami Hassan, et al.
Published: (2018-10-01)