A 10 Gbps Half-Rate Clock and Data Recovery with Data Independent Phase Tracking Compensation Technique
碩士 === 國立中央大學 === 電機工程學系 === 106 === In recent years, according to the rapid development of the process and computers, the series data transmission is widely used for the bus instead of the parallel transmission and the data rate increases progressively, such as PCI-Express, SATA, USB and SONET in t...
Main Authors: | Yu-Heng Cheng, 鄭宇亨 |
---|---|
Other Authors: | Kuo-Hsing Cheng |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/rb9va4 |
Similar Items
-
Low Power Design for the 10Gbps Clock and Data Recovery Circuit
by: Tseng, I-Wei, et al.
Published: (2010) -
Design and Implementation of 6 Gbps Half-Rate Clock and Data Recovery Circuit for SATA-III Application
by: Bing-hung Chen, et al. -
1.25 Gbps Clock and Data Recovery Circuit Design
by: Cheng Chao Kuo, et al.
Published: (2003) -
25Gbps Equalizer and Clock and Data Recovery Circuit
by: Hong, Zheng-Hao, et al.
Published: (2013) -
A 5 Gbps Half-Rate Clock and Data Recovery with Adaptive Equalizer Using ISI Detecting Technique
by: Shi-Yang Sun, et al.
Published: (2016)