Energy-Efficient Fusion-Based Deep Neural Networks Acceleration with 3-D Network-on-Chip
碩士 === 國立交通大學 === 電子研究所 === 106 === As rapid development of hardware technique, many neural networks (NNs) accelerators have been proposed. However, convolution neural networks (CNNs) needs a lot of calculation and a large amount of data access and movement, the energy cost on the data access may ev...
Main Authors: | Ge, Pei-Yu, 葛佩玉 |
---|---|
Other Authors: | Hwang, Wei |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/j4vp2m |
Similar Items
-
Energy-Efficient On-Chip Cache Architectures and Deep Neural Network Accelerators Considering the Cost of Data Movement
by: Xu, Hongjie
Published: (2021) -
Acceleration of deep convolutional neural networks on multiprocessor system-on-chip
by: Reiche Myrgård, Martin
Published: (2019) -
A Scalable System-on-Chip Acceleration for Deep Neural Networks
by: Faisal Shehzad, et al.
Published: (2021-01-01) -
MOSDA: On-Chip Memory Optimized Sparse Deep Neural Network Accelerator With Efficient Index Matching
by: Hongjie Xu, et al.
Published: (2021-01-01) -
Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators
by: Chen, Yu-Hsin, et al.
Published: (2021)