Process Fabrication and Temperature Characterization of Schottky Barrier Silicon Nanowire Charge-Trapping Memories
博士 === 國立暨南國際大學 === 電機工程學系 === 106 === This dissertation studies process fabrication and associated characterization of Schottky barrier silicon nanowire charge-trapping memories. Three fabrication techniques were employed to form gate-all-around nanowire structures, including wet etching, sidewall...
Main Authors: | TSAI, JR-JIE, 蔡智傑 |
---|---|
Other Authors: | SHIH, CHUN-HSING |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/2m97k3 |
Similar Items
-
Fabrication and Analysis of Nanowire Schottky Barrier Charge Trapping Flash Memory
by: Chen, Tin An, et al.
Published: (2015) -
Schottky Barrier Silicon Nanowire SONOS Flash Memory
by: Chang, Wei, et al.
Published: (2011) -
Schottky Barrier Multibit Charge-Trapping Flash Memory
by: Liang, Ji-Ting, et al.
Published: (2011) -
Intrinsic and Dopant-Segregated Schottky Barrier Charge-Trapping Flash Memories
by: Luo, Yan Xiang, et al.
Published: (2015) -
The Study of the Double Gate Schottky Barrier SiGe Charge Trapping Memories
by: Kao, Min-Ting, et al.
Published: (2018)