A Simulation Study of Dopingless Si-Nanosheet FET with Metal-Insulator-Semiconductor Contacts
碩士 === 國立成功大學 === 奈米積體電路工程碩士學位學程 === 106 === The transistor size was well scaled by following Moore’s law for sub-20 nm and beyond with the introduction of FinFETs, which were the revolutionary upgrades for the manufacturers until they (FinFETs) started experiencing various issues at sub-10 nm and b...
Main Authors: | AnkitAgarwal, 耿威廷 |
---|---|
Other Authors: | Kuo-Hsing Kao |
Format: | Others |
Language: | en_US |
Published: |
2019
|
Online Access: | http://ndltd.ncl.edu.tw/handle/djvpt2 |
Similar Items
-
Fermi-Level Pinning Effect Analysis and Simulation of Dopingless FETs with Metal-Insulator-Semiconductor Contacts
by: Liang-YuChen, et al.
Published: (2018) -
Study on Dopingless Germanium FinFET
by: Shih-HsuanLo, et al.
Published: (2019) -
Analog/RF Performance Investigation of Dopingless FET for Ultra-Low Power Applications
by: Ankit Sirohi, et al.
Published: (2019-01-01) -
Single Grain Boundary Dopingless PNPN Tunnel FET on Recrystallized Polysilicon: Proposal and Theoretical Analysis
by: Mamidala Saketh Ram, et al.
Published: (2015-01-01) -
TID Circuit Simulation in Nanowire FETs and Nanosheet FETs
by: Jongwon Lee, et al.
Published: (2021-04-01)