Process Evaluation and Improvement Model of Semiconductor Integrated Circuit Packaging
碩士 === 國立勤益科技大學 === 資訊管理系 === 106 === With the thriving development of global electronic system industry, the semiconductor industry has become an inevitable key industry. In particular, the rapid growth of smart phones and tablet computers is accompanied by the system terminal products which are hi...
Main Authors: | Shih-chang Huang, 黃世章 |
---|---|
Other Authors: | Dr.Ching-Te Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/528dpb |
Similar Items
-
Stealth Dicing parameters optimization for Semiconductor Packaging Process
by: 邱世杰
Published: (2014) -
Confidence Interval Based Fuzzy Evaluation Model for an Integrated-Circuit Packaging Molding Process
by: Chun-Ming Yang, et al.
Published: (2019-06-01) -
Application of LTPM to Improve the Quality of Semiconductor Packaging Process—Case Study of Epoxy products
by: SHIH, FU-YUAN, et al.
Published: (2017) -
Design and research of the bandwidth enhanced circuits for wire bonding in integrated circuit packaging
by: Huang Sheng Kai, et al.
Published: (2011) -
Study of Nano-scale Shallow Trench Isolation Planarization Process for Semiconductor Integrated Circuits Manufacture
by: Huang, Kuo-Feng, et al.
Published: (2012)