The study of electrical characterization of 3D stacked TSV simulation
碩士 === 義守大學 === 電子工程學系 === 106 === 3D-IC Accompanied by rapid advances in the prediction of Moore''s Law, 3D-ICs offer a way to increase integration where Through-Silicon Via is a key component because TSV technology offers new The interconnection technology, plays a very important...
Main Authors: | Shin-Chun Lin, 林仕鈞 |
---|---|
Other Authors: | Yu-Jung Huang |
Format: | Others |
Language: | zh-TW |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/qj4gjj |
Similar Items
-
Modeling and Electrical Simulation of TSV-Based 3D Package
by: Zhi-Min Zhang, et al.
Published: (2018) -
TSV Number Minimization by Stacking Selection
by: Wei-Shuo Tzeng, et al.
Published: (2012) -
TSV Characterization and Modeling
by: Yan-Bo Lin, et al.
Published: (2017) -
3-D Stacked Technology of DRAM-Logic Controller Using Through-Silicon Via (TSV)
by: Wen-Wei Shen, et al.
Published: (2018-01-01) -
3D Stacked IC Layout Considering TSV And Metal Density For CMP Planarization
by: Lai, Yungchi, et al.
Published: (2012)