Loop Transformation and Instruction Scheduling Techniques for Timing Speculative Architecture
碩士 === 國立中正大學 === 資訊工程研究所 === 106 === Traditional processor design incorporates voltage and frequency guardbands to ensure correct execution of operations under worst-case conditions. As transistor density increases and manufacturing processes improve, increasingly costly guardbands are required...
Main Authors: | TSENG, YU-MING, 曾淯銘 |
---|---|
Other Authors: | CHEN, PENG-SHENG |
Format: | Others |
Language: | en_US |
Published: |
2018
|
Online Access: | http://ndltd.ncl.edu.tw/handle/as8mgc |
Similar Items
-
Instruction Scheduling with Less Power Consumption for Nested Loop on DSP Architecture
by: 陳明志
Published: (2004) -
Equivalence Checking of Scheduling with Speculative Code Transformations in High-Level Synthesis
by: 李季慧
Published: (2010) -
Architectural techniques to unlock ordered and nested speculative parallelism
by: Subramanian, Suvinay.
Published: (2019) -
Speculative parallelization of partially parallel loops
by: Dang, Francis Hoai Dinh
Published: (2010) -
On loop scheduling for homogeneous VLIW architecture
by: YU, JUN-YI, et al.
Published: (1992)