Design of Low Power Consumption and Low Phase Noise Class-C Voltage-Controlled Oscillator and Dual Band Voltage-Controlled Oscillator
碩士 === 國立臺灣科技大學 === 電子工程系 === 105 === Rapid growth has been achieved in modern wireless communication system. Therefore recently design of high efficiency, high communication data rate and low error communication system are required, making the phase locked loop (PLL) design more challenging nowaday...
Main Authors: | CHUN-CHIH - WANG, 王俊智 |
---|---|
Other Authors: | Sheng-Lyang Jang |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/24214422096076873329 |
Similar Items
-
Design of Low Power Consumption and Low Phase Noise Voltage-Controlled Oscillator and Quadrature Voltage-Controlled Oscillator
by: Yan-Cu Lin, et al.
Published: (2016) -
Design and Research of CMOS Low Phase Noise and Low Power Consumption Voltage-Controlled Oscillator
by: Gyn-Wei Ko, et al.
Published: (2009) -
Design of Low-Phase Noise Voltage Controlled Oscillator for ISM Band
by: Jun Mao Chi, et al.
Published: (2000) -
The Design and Study of Low Phase Noise Voltage Control Oscillator
by: 林俊谷
Published: (2003) -
Implementations on C-band CMOS Low Phase Noise Class-C Voltage Controlled Oscillator, Transformer-coupled Quadrature Voltage Controlled Oscillator, C-band Integer-N Phase Locked Loop with Class-F Voltage Controlled Oscillator and X-band III-V Power Oscillators
by: Kai-Chun Chan, et al.
Published: (2018)