A Low Voltage Subharmonically Injection-Locked PLL in 90-nm CMOS Technology

A Low Voltage Subharmonically Injection-Locked PLL in 90-nm CMOS Technology

碩士 === 國立臺灣大學 === 電子工程學研究所 === 105 === Based on the advance of the Internet of Things (IOT), the applications of biomedical IC become popular. Due to the limits of electric power consumption by the battery, the issue related to low power design for circuits is more important. The 0.5V voltage can be...

Full description

Bibliographic Details
Main Authors:	Bo-Wei Huang, 黃柏崴
Other Authors:	陳中平
Format:	Others
Language:	en_US
Published:	2017
Online Access:	http://ndltd.ncl.edu.tw/handle/26825144118781154542

Similar Items

Analysis and Design of Adaptive Receiver and Subharmonically Injection-Locked PLL
by: Yi-Chieh Huang, et al.
Published: (2011)

Design of Injection-Locked Low Noise PLL
by: LIU,SHAO-CHUN, et al.
Published: (2016)

A 0.02mm2 Sub-Sampling PLL with Spur Reduction Technique in 90nm CMOS Technology
by: You-Rong Qiu, et al.
Published: (2019)

Design a Low-Voltage Energy Harvester in 90nm CMOS process
by: Yan-Hao Chen, et al.
Published: (2019)

A 47-GHz Voltage Controlled Oscillator in 90-nm CMOS Process
by: Tsai-Yuan Huang, et al.
Published: (2019)

Phase-locked loop with coupled phase-rotating LC oscillators in 90-nm CMOS technology
by: Wu,Ming Ting, et al.
Published: (2017)

Design and Evaluation of A Low-Voltage, Process-Variation-Tolerant SRAM Cache in 90nm CMOS Technology
by: Fazli Yeknami, Ali
Published: (2008)

A Millimeter-Wave CMOS Injection-Locked BPSK Transmitter in 65-nm CMOS
by: Jiafu Lin, et al.
Published: (2021-03-01)

Design of Millimeter-Wave Beamforming Receiver in CMOS 90 nm Technology
by: Ming-Huei Huang, et al.
Published: (2014)

24-GHz CMOS PLL-based Radar Sensor Integrated Circuit Design with Injection-locked Technique
by: Chia-TingChung, et al.
Published: (2018)

Energy Aware Low Voltage Cache Analysis and Design in 28nm CMOS Technology
by: Tzu-Yi Huang, et al.
Published: (2014)

A Dividerless Subharmonically Injection Locked Frequency Synthesizer with Self Injected Signal Aligning
by: Pei-Chun Wu, et al.
Published: (2014)

Relaiblity Enhanment of CMOS PLL
by: Chi-shu Huang, et al.
Published: (2006)

Q-band 90nm CMOS Wideband Receiver
by: Huang, Chung-Ying, et al.
Published: (2015)

High-frequency wide-range all digital phase locked loop in 90nm CMOS
by: Muppala, Prashanth
Published: (2011)

Radiation Tolerant, Low Noise Phase Locked Loops in 65 nm CMOS Technology
by: Prinzie Jeffrey, et al.
Published: (2018-01-01)

Ultra low-power fault-tolerant SRAM design in 90nm CMOS technology
by: Wang, Kuande
Published: (2010)

A Low-Voltage, Low-Power, Two-Stage Amplifier for Switched-Capacitor Applications in 90 nm CMOS Process
by: S. H Mirhosseini, et al.
Published: (2010-12-01)

1 GS/s, Low Power Flash, Analog to Digital Converter in 90nm CMOS Technology
by: Hassan Raza Naqvi, Syed
Published: (2007)

Dual-mode Divide-by-3/-5 Direct Injection-Locked Frequency Divider and 24 GHz PLL in a CMOS Process
by: Sih-HanLi, et al.
Published: (2011)

Microwave/Millimeter-wave VCO with Wide Tuning Range and Subharmonic Injection-Locked Oscillators
by: Meng-Hsiu Tsai, et al.
Published: (2010)

Design of CMOS Voltage Controlled Oscillators and Injection Locked Frequency Doubler
by: ANH TU DO, et al.
Published: (2012)

Design of A PLL with Fast-Lock and Low Jitter
by: SHAO-KU KAO, et al.
Published: (2002)

Low Input Voltage 90nm Digitally Controlled LDO
by: Shao-Jyun Xie, et al.
Published: (2014)

A 9GHz injection locked loop optical clock receiver in 32-nm CMOS
by: Leu, Jonathan Chung
Published: (2011)

Design of A Fast Lock-In All-Digital Phase-Locked Loop in 40-nm CMOS Technology
by: Chi-Kuang Lo, et al.
Published: (2015)

Implement Low Power IC Design with Statistical Static Timing Analysis in 90nm CMOS Technology
by: Yu-Hao Ou, et al.
Published: (2011)

Design of Injection-Locked Frequency Dividers in CMOS Technology
by: Jia-Hao Ye, et al.
Published: (2011)

Subharmonic Mixers in CMOS Microwave Integrated Circuits
by: Jackson, Bradley
Published: (2009)

Application and characterization on Dual-Gate transistor in 90-nm RF CMOS technology
by: Chih-Wen Yang, et al.
Published: (2009)

PLL design and investigation in CMOS
by: Jevgenij Charlamov
Published: (2010-02-01)

5-GHz PLL in Standard 0.18-μm CMOS Technology
by: Yu-Shan Huang, et al.
Published: (2013)

Design of Novel CMOS Voltage Controlled Oscillators and Injection Locked Frequency Dividers
by: Yun-Hsueh Chuang, et al.
Published: (2007)

Design and Implementation of CMOS Voltage Controlled Oscillators and Injection Locked Frequency Dividers
by: Chien-Feng Lee, et al.
Published: (2008)

Design of Novel CMOS Voltage Controlled Oscillators and Injection Locked Frequency Dividers
by: Cheng-Chen Liu, et al.
Published: (2010)

Self-Injection-Locked Radar Using PLL-based Frequency Demodulation Technique
by: William Chen, et al.
Published: (2019)

IV and CV characterization of 90nm CMOS transistors
by: Lund, Håvard
Published: (2006)

Decoupling capacitor design issues in 90nm CMOS
by: Meng, Xiongfei
Published: (2010)

Design of Injection Locked Frequency Divider with CMOS and pHEMT　Technology
by: Chin-Wen Hwang, et al.
Published: (2009)

Design of Low Phase Noise Phase-locked-loop (PLL)
by: Hsing-shan Ko, et al.
Published: (2009)

Cannot write session to /tmp/vufind_sessions/sess_eda4j9v8gmaiej0ko831auek35