A Cell-Based Compiler for Process Resilient Fractional-N All-Digital PLLs

A Cell-Based Compiler for Process Resilient Fractional-N All-Digital PLLs

碩士 === 國立清華大學 === 電機工程學系所 === 105 === abstract hide

Bibliographic Details
Main Authors:	Lee, Cheng-En, 李承恩
Other Authors:	Huang, Shi-Yu
Format:	Others
Language:	en_US
Published:	2017
Online Access:	http://ndltd.ncl.edu.tw/handle/hf95je

Similar Items

A Quantization Noise Suppression Technique for All-Digital Fractional-N PLLs
by: Sung-Lin Tsai, et al.
Published: (2012)

Design and Implementation of Portable All-Digital PLLs
by: Chia-Tsun Wu, et al.
Published: (2010)

Phase noise and jitter modeling for fractional-N PLLs
by: S. A. Osmany, et al.
Published: (2007-06-01)

Time-Offset Fractional-N PLLs for Heterodyne FMCW SAR
by: Jordan, Darryn Anton
Published: (2021)

Application and Improvement of Fractional-N PLLs; Two-Point Modulation Transmitter and Linearization Schemes
by: Ching-Lung Ti, et al.
Published: (2007)

High Accuracy Digital-to-Time Converter with Dual PLLs
by: Ji-wei Yan, et al.
Published: (2008)

An On-Chip Jitter Timing Measurement Circuits for PLLs
by: Tsung-Ta Lee, et al.
Published: (2006)

Jitter-Improved Techniques for PLLs in Nano Scale CMOS Process
by: Chao-Ching Hung, et al.
Published: (2011)

On Sensitivity Reduction for Charge-Pump PLLs under Process Variation
by: Pei-syun Lin, et al.
Published: (2009)

Charge pump design in 130 nm SiGe BiCMOS technology for low-noise fractional-N PLLs
by: M. Kucharski, et al.
Published: (2015-11-01)

FPGA Digital-to-Time Conveter Based on Dual PLLs and Double Data Rate
by: WU, NIEN-JU, et al.
Published: (2017)

Wide range of low noise PLLs for wireless communications
by: Cheng,ya-fan, et al.
Published: (2018)

High Accuracy Digital to Time Converter Realized with Dual Multi-Phase PLLs
by: Yu-Shin Wang, et al.
Published: (2009)

A Monolithic Vernier-Based Time-to-Digital Converter with Dual PLLs for Self-Calibration
by: Jia-Chi Zheng, et al.
Published: (2005)

A Phase Noise Suppression Technique for PLLs with Ring Oscillators
by: Yi-Han Cheng, et al.
Published: (2014)

High Fault Coverage Built In Self Test for PLLs
by: Chien-Han Lin, et al.
Published: (2006)

CMOS Wideband PLLs with Charge-Pump and Bandwidth Calibration
by: Yueh-Hua Yu, et al.
Published: (2013)

Nonlinear optimized Fast Locking PLLs Using Genetic Algorithm
by: H. Miar- Naimi, et al.
Published: (2009-12-01)

On Small Signal Frequency Stability under Virtual Inertia and the Role of PLLs
by: Sohail Khan, et al.
Published: (2018-09-01)

Stability and Noise Performance Analysis for Linearized Models of Charge-Pump PLLs
by: Chun-Te Hsu, et al.
Published: (2007)

Bifurcações em PLLs de terceira ordem em redes OWMS.
by: Carlos Nehemy Marmo
Published: (2008)

Bifurcações em PLLs de terceira ordem em redes OWMS.
by: Marmo, Carlos Nehemy
Published: (2008)

Fast and efficient modeling and design methodology of arbitrary ordered mixed-signal PLLs
by: Ali, Ehsan
Published: (2015)

High Current Matching over Full-Swing and Low-Glitch Charge Pump Circuit for PLLs
by: De-zhi Wang, et al.
Published: (2013-04-01)

An All-Digital Fractional-N Frequency Synthesizer with Background Calibration
by: Chuang, Shu-Chin, et al.
Published: (2012)

Parameterized Cell-Based All-Digital Delay-Locked-Loop (ADDLL) Architecture and Its Compiler to Support Easy Process Migration
by: Huang, Pei Ching, et al.
Published: (2016)

Develop An All-Digital Phase-locked Loop Compiler In Nanometer CMOS Technologies
by: Chen-Han Chen, et al.
Published: (2014)

Compiler-Directed Error Resilience for Reliable Computing
by: Liu, Qingrui
Published: (2018)

Réseau de PLLs distribuées pour synthèse automatique d'horloge de MPSOCs synchrones
by: Korniienko, Anton
Published: (2011)

Réseau de PLLs distribuées pour synthèse automatique d'horloge de MPSOCs synchrones
by: Korniienko, Anton
Published: (2011)

A 4.8~6GHz All-Digital Fractional-N Frequency Synthesizer for Software-defined Radio
by: Tsung-Han Lee, et al.
Published: (2012)

A 10GHz, Wideband Fractional-N All-Digital PLL
by: Huang, Chien-Hsuan, et al.
Published: (2011)

Compiler Optimization to Reduce Cache Power with Victim Cache
by: Cheng-yu Lee, et al.
Published: (2008)

Cell-based Time-to-Digital Converter Compiler
by: Wu, Chia Hua, et al.
Published: (2016)

A Proxy Automatic Signature Scheme Using a Compiler in Distributed Systems
by: En-Ti Li, et al.
Published: (2004)

An All Digital Fractional Frequency Synthesizer for 60GHz UWB System
by: Lee, Yen-Wei, et al.
Published: (2009)

Compiler-based resilience prediction and enhancements for GPU applications
Published: ()

Modeling and Development of INS-Aided PLLs in a GNSS/INS Deeply-Coupled Hardware Prototype for Dynamic Applications
by: Tisheng Zhang, et al.
Published: (2015-01-01)

Método para determinação dos pesos sinápticos em uma rede de PLLs reconhecedora de imagens
by: Kunyosi, Marcos Kleber Soares
Published: (2016)

Compiler Techniques for High Performance Computing, Energy Efficiency, and Resilience
by: Tavarageri, Sanket
Published: (2014)

Cannot write session to /tmp/vufind_sessions/sess_74snmohhbth03q0ic5kvfals27