Parasitic Impacts on Sub-20nm FinFET Transistors
碩士 === 國立清華大學 === 電子工程研究所 === 105 === abstract hide
Main Authors: | Lin, Hsiang-Yun, 林湘芸 |
---|---|
Other Authors: | Chang, Mi-Chang |
Format: | Others |
Language: | en_US |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/vap2qn |
Similar Items
-
Partial Isolation Type Saddle-FinFET(Pi-FinFET) for Sub-30 nm DRAM Cell Transistors
by: Young Kwon Kim, et al.
Published: (2018-12-01) -
Double-gate nanotransistors in silicon-on-insulator : simulation of sub-20 nm FinFETs
by: Ferreira, Luiz Fernando
Published: (2013) -
Double-gate nanotransistors in silicon-on-insulator : simulation of sub-20 nm FinFETs
by: Ferreira, Luiz Fernando
Published: (2013) -
Double-gate nanotransistors in silicon-on-insulator : simulation of sub-20 nm FinFETs
by: Ferreira, Luiz Fernando
Published: (2013) -
Comparison of bulk FinFET and SOI FinFET
by: Chen Ying-Yu, et al.
Published: (2018-01-01)