Performance Driven Logic Replication for FPGA Emulation System

• Main Authors: Chen, Chih Heng, 陳致亨
• Other Authors: Mak, Wai Kei
• Format: Others
• Language: en_US
• Published: 2016
• Online Access: http://ndltd.ncl.edu.tw/handle/twca3h

碩士 === 國立清華大學 === 資訊工程學系 === 105 === Field Programmable Gate Array (FPGA) emulation systems are important for logic verification. This approach is faster than software simulators and hardware accelerators. FPGA emulation systems are made up of interconnected FPGAs. Logic designs can be partitioned into small circuits and mapped onto an FPGA emulation system in order to implement the design. However, delays of the path pass through connections between FPGAs is approximately 2x to 4x slower than the delay of the path pass through single FPGA. In this work, we present an algorithm to replicate logic components to improve performance. Experiment results demonstrate that this can reduce delays (i.e., improve performance) by as much as 9%