Implementation of Adder, Multiplier, and Μniversal Multi-Function Threshold Circuits Based on Monostable-Bistable Transition Logic Element

Implementation of Adder, Multiplier, and Μniversal Multi-Function Threshold Circuits Based on Monostable-Bistable Transition Logic Element

碩士 === 國立嘉義大學 === 電機工程學系研究所 === 105

Bibliographic Details
Main Author:	張哲維
Other Authors:	甘廣宙
Format:	Others
Language:	zh-TW
Online Access:	http://ndltd.ncl.edu.tw/handle/63583896016430192588

Similar Items

Design of Applied Circuits Using the Monostable-Bistable Transition Element (MOBILE)
by: Zhen-Kai Kao, et al.

Monostability and bistability of biological switches
by: Guilberteau, J., et al.
Published: (2021)

Analysis of rise time limitations in monostable multivibrator circuits
by: Johnson, John Cavanaugh, 1927-
Published: (1961)

Hardware Sharing Near Threshold Voltage Carry Select Adder Circuit Design
by: Chih Wei Hsu, et al.
Published: (2015)

Ultra Low Power Array Multiplier Based on Modified NAND Full Adder Scheme in Sub-threshold Region
by: Cheng-kai Chang, et al.
Published: (2013)

An improved implementation of hierarchy array multiplier using CslA adder and full swing GDI logic
by: Shoba Mohan, et al.
Published: (2017-06-01)

LOW POWER CIRCUIT FOR BRENT-KUNG ADDER BASED ON ADIABATIC LOGIC
by: Dhasarathan S
Published: (2018-06-01)

Design and Simulation of a Nanoscale Threshold-Logic Multiplier
by: Mawahib Hussein Sulieman, et al.
Published: (2019-05-01)

Design of an Ecological Patio for National Taipei niversity of Technology Design Hall
by: Hsin-Yi Peng, et al.
Published: (2005)

Design of an Ecological Patio for National Taipei niversity of Technology Design Hall
by: Hsin-Yi Peng, et al.
Published: (2005)

Performance Evaluation of Technical niversities －A Data Envelopment Analysis Approach
by: Show-ru Tsai, et al.
Published: (2003)

The Influence of Cyberbullying Victimization on Depression of niversity Students － The Moderating Effect of Resilience
by: tsail pei chun, et al.
Published: (2012)

A Carry Lookahead Adder Based on Hybrid CMOS-Memristor Logic Circuit
by: Gongzhi Liu, et al.
Published: (2019-01-01)

HIGH PERFORMANCE WALLACE TREE MULTIPLIER USING IMPROVED ADDER
by: Meenali Janveja, et al.
Published: (2017-04-01)

Dual-field modular multiplier using Kogge-Stone adder
by: Yang Danyang, et al.
Published: (2019-08-01)

Wallace and Dadda Multipliers implemented using carry lookahead adders
by: Chu, Wesley Donald
Published: (2014)

Adder and multiplier design and analysis in quantum-dot cellular automata
by: Cho, Heumpil
Published: (2008)

On the design of reconfigurable ripple carry adders and carry save multipliers
by: Jang, Yi-Feng
Published: (2014)

PERFORMANCE IMPROVEMENT OF REVERSIBLE LOGIC ADDER
by: Richa Shukla, et al.
Published: (2016-07-01)

Analysis and Comparison of Adders and Multipliers for Low Power High Speed Design
by: Wang, Peng Cheng, et al.
Published: (1996)

Micropower Array Multiplier Designs Based on Novel Dynamic-Adder Scheme
by: Cyuan-jhih Wang, et al.
Published: (2013)

A New Adder and Multiplier Architecture for Low-Voltage VLSI Systems
by: Yen-Mou Huang, et al.
Published: (1999)

Novel Ternary Adder and Multiplier Designs Without Using Decoders or Encoders
by: Jihad Mohamed Aljaam, et al.
Published: (2021-01-01)

A resonant tunneling diode based monostable multivibrator
by: Zamir, Lee
Published: (2008)

Multi-frequency piezomagnetoelastic energy harvesting in the monostable mode
by: Amin Yousefpour, et al.
Published: (2018-01-01)

Optical bistability and optical logic
by: Tooley, Frank A. P.
Published: (1984)

Research and design of dual-field programmable length-scalable modular multiplier and adder
by: Li Jiamin, et al.
Published: (2018-01-01)

SYNTHESIS AND TESTING OF THRESHOLD LOGIC CIRCUITS
by: PALANISWAMY, ASHOK KUMAR
Published: (2014)

Stability Analysis Including Monostability and Multistability in Dynamical System and Applications
by: Zhenkun Huang, et al.
Published: (2014-01-01)

A fast rising, high current, monostable pulse generator
by: Shaver, Fred Herbert, 1937-
Published: (1961)

A monostable multivibrator with the timing period independent of supply voltage
by: Shipp, Gordon Keith, 1932-
Published: (1961)

Self-Timed Logic and the Design of Self-Timed Adders
by: Padmanabhan, Balasubramanian
Published: (2010)

Design&Implementation Of 64-bit Fast Adders & 64x64-bit Multipliers
by: Wang, Chih-Liang, et al.
Published: (1997)

A Study of the Low Power Multiplier Design Based on Carry-Save Adder Array
by: Lee, I-Wen, et al.
Published: (1996)

Static Timing Analysis for Threshold Logic Circuits
by: Tsai, Chen-Kuan, et al.
Published: (2012)

On Rewiring and Simplification for Canonicity in Threshold Logic Circuits
by: Kuo, Pin-Yi, et al.
Published: (2011)

Modeling and Implementation of Threshold Logic Circuits and Architectures
Published: (2010)

A CMOS Multiplier Circuit using a 1.5V CMOS Logic Circuit
by: Hung, Chin-Chung, et al.
Published: (1997)

Near-Threshold-Voltage Adder Design with Dual Body Bias
by: Chin Yi Huang, et al.
Published: (2015)

ExistenceandUniquenessofTravelingWavesforaMonostable2-DLatticeDynamicalSystem
by: Chang-Hong Wu, et al.