A Dual-Symptom Aging Monitor for Data-Delivery TSVs in 3D-ICs
碩士 === 國立彰化師範大學 === 電子工程學系 === 105 === Three-dimension (3D) integration has become the key solution for reviving the Moore's Law from scaling limits due to process, voltage and thermal variations, as well as power dissipation and interconnection delay. Recent ITRS reports that interconnects, es...
Main Authors: | Chen,Jhen-Sing, 陳振興 |
---|---|
Other Authors: | Huang,Tsung-Chu |
Format: | Others |
Language: | zh-TW |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/2tjtd2 |
Similar Items
-
Architecture and Method for Testing Power-Delivery TSVs in 3D-ICs
by: Li, Hua-Xuan, et al.
Published: (2015) -
Temperature-Aware Online Testing of Power-Delivery TSVs in 3D-ICs
by: Fu, Hua Cheng, et al.
Published: (2015) -
Multiple-TSV Schemes for Defect-Tolerant Clock-Delivery TSVs in 3D ICs
by: Lin,Yu-Chien, et al.
Published: (2017) -
Built-In Self-Routers for Repairing TSVs in 3D ICs
by: Sheng-an Lu, et al.
Published: (2013) -
3D IC Layer Partitioning with Area Balance and Number of TSVs Consideration
by: Chin-Fu Chen, et al.
Published: (2013)