Implementation and Design of High-Density Neural Signal Processor in 40nm CMOS
碩士 === 國立交通大學 === 電子研究所 === 105 === Highly integrated and miniaturized neural sensing microsystems are crucial for brain function investigation and neural prostheses realization for capturing accurate signals from an untethered subject in his natural habitat. In high-density neural sensing microsyst...
Main Authors: | Sheng, Ting-Woei, 盛庭偉 |
---|---|
Other Authors: | Chuang, Ching-Te |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/65978490048150055608 |
Similar Items
-
A 100-GHz Power Amplifier Design in 40-nm CMOS Process
by: Chun Wang, et al.
Published: (2017) -
Analysis and Design of Clock Generators in 65-nm CMOS Technology
by: I-Ting Lee, et al.
Published: (2013) -
A 20 GHz~40 GHz Wide Range Phase Locked Loops in 40nm CMOS Technology
by: Jia-Wei Chen, et al.
Published: (2017) -
77~110GHz 40nm-CMOS Power Amplifier
by: Chang, Che-Kun, et al.
Published: (2019) -
Low VDDMIN 512Kb 8T SRAM Design in 40nm CMOS Process
by: Chen, Chien-Hen, et al.
Published: (2011)