0.18 µm Comparator Design and Layout
碩士 === 明新科技大學 === 積體電路佈局產業碩士專班 === 105 === This paper mainly focuses on the design of the rear end of the comparator . Comparator is by comparing the two input current or voltage of the size of the output at the output of different voltage results of electronic components. Comparators are often used...
Main Author: | 黃俊穎 |
---|---|
Other Authors: | Mu-Chun Wang |
Format: | Others |
Language: | zh-TW |
Published: |
2017
|
Online Access: | http://ndltd.ncl.edu.tw/handle/w5hj9q |
Similar Items
-
Design of Folding and Interpolating ADC in 0.18 µm CMOS
by: Ching-Hui Chang, et al.
Published: (2007) -
DISEÑO DE UN AMPLIFICADOR RIEL A RIEL CON TECNOLOGÍA CMOS 0,18 µm DESENHO DE UM AMPLIFICADOR DO TRILHO-A-TRILHO COM TECNOLOGIA CMOS 0,18 µm DESIGN OF A RAIL-TO-RAIL AMPLIFIER WITH 0.18 µm TECHNOLOGY
by: Diego F. Hernández, et al.
Published: (2012-06-01) -
Design of High-Speed ADC with distributed Track-and-Hold Pre-comparator in CMOS 0.18µm
by: Yu-Lun Chung, et al.
Published: (2009) -
Design of high speed and low offset dynamic latch comparator in 0.18 µm CMOS process.
by: Labonnah Farzana Rahman, et al.
Published: (2014-01-01) -
A 0.18µm CMOS DDCCII for Portable LV-LP Filters
by: V. Stornelli, et al.
Published: (2013-06-01)