VLSI architecture of a cost-efficient reconfigurable colour interpolation image processor design

VLSI architecture of a cost-efficient reconfigurable colour interpolation image processor design

碩士 === 中原大學 === 電子工程研究所 === 105 === This thesis presents a low-complexity algorithm for interpolating colour compensation. The proposed colour interpolation algorithm was implemented by a low-complexity and real-time image processing integrated circuit design. The proposed design is based on a low-c...

Full description

Bibliographic Details
Main Authors:	Wen-Xuan Zhao, 趙文瑄
Other Authors:	Shih-Lun Chen
Format:	Others
Language:	en_US
Published:	2017
Online Access:	http://ndltd.ncl.edu.tw/cgi-bin/gs32/gsweb.cgi/login?o=dnclcdr&s=id=%22105CYCU5428051%22.&searchmode=basic

Similar Items

VLSI design of an efficient and low-cost image scaling processor
by: Chia-Yu Lee, et al.
Published: (2017)

VLSI Implementation of a Real-Time Low-Cost Hybrid Interpolation Image Scaling Processor Design
by: Chao-Lan Ma, et al.
Published: (2015)

VLSI Implementation of an Efficient Low-Cost High-Quality Color Interpolation Processor for Real-Time Applications
by: En-Di Ma, et al.
Published: (2013)

Fault diagnosis for reconfigurable VLSI/WSI array processors
by: Zhou, Yong Xi, et al.
Published: (1995)

VLSI Implementation of a Wormhole Runtime Reconfigurable Processor
by: Soni, Maneesh
Published: (2014)

High-performance VLSI Architecture Design of Public-Key Cryptography Processor
by: Wen-ChingLin, et al.
Published: (2012)

VLSI Design of Low Power Reconfigurable Fast Fourier Transform Processor
by: Hung-Yi Chang, et al.
Published: (2009)

VLSI Implementation of an Efficient Color Filter Array Interpolation Method
by: Yi-WenFang, et al.
Published: (2015)

Efficient VLSI Architectures with Low Hardware Cost for Discrete Wavelet Transform
by: Wen-Sheng Chiang, et al.
Published: (2002)

An Efficient VLSI Implementation of an Edge-Preserving Convolution Interpolation for Digital Images
by: Ching-HsuanMa, et al.
Published: (2010)

VLSI architecture and implementation of an integrated cordic SVD processor
by: 劉雄浩
Published: (1993)

VLSI Architecture and Implementation of an Integrated CORDIC SVD Processor
by: Hsiung-Hao Liu, et al.

Architecture design and applications of a doubly pipelined VLSI cordic processor
by: SONG, ZHI-YUN, et al.
Published: (1987)

An efficient power control image processor VLSI design for organic light-emitting diode
by: Jiun-Rou Chen, et al.
Published: (2017)

Efficient VLSI Implementation of Color Filter Array Interpolation
by: Fu-JhongYang, et al.
Published: (2018)

Tao--an architecturally balanced reconfigurable hardware processor
by: Huang, Andrew S. (Andrew Shane)
Published: (2005)

VLSI Architectures and FPGA Implementation for Universal AES Crypto-processor
by: Sun-Wei Chang, et al.
Published: (2003)

Reconfigurable VLSI Architecture Design of Layer-Based Bilateral and Median Filtering
by: Ming-Yi Tai, et al.
Published: (2017)

VLSI Architecture Design and Implementation of Reconfigurable Computing Engine for Multimedia Applications
by: 邱俊瑋
Published: (2004)

VLSI Architecture Design and Implementation of Reconfigurable Computing Engine and Interconnection Network
by: Jian-Chou Chen, et al.
Published: (2004)

VLSI Implementation and Edge Adaptive Interpolation of Stereo Image
by: Han-Chang Chung, et al.

Optimized VLSI Architecture of HEVC Fractional Pixel Interpolators with Approximate Computing
by: Stefania Preatto, et al.
Published: (2020-08-01)

VLSI design for pipelined FFT processors
by: Stuart, David Charles
Published: (2013)

VLSI Design of an IFFT Processor for OFDM
by: Chien-Ming Chen, et al.
Published: (2004)

VLSI Design for Bluetooth Data Processor
by: Shiau-Wan Chen, et al.
Published: (2001)

Efficient reconfiguration by degradation in defect-tolerant VLSI arrays
by: Chen, Ing-yi, 1962-
Published: (1989)

Image generation using VLSI associative string processors
by: Kossioris, I.
Published: (1986)

Algorithms and VLSI Designs of Area-Efficient Reconfigurable Convolutional Turbo Decoder
by: Cheng-Hung Lin, et al.
Published: (2009)

Image Scaling Processor VLSI Design for Real-Time Multimedia Applications
by: Hang-Ju Chang, et al.
Published: (2016)

Reconfigurable Processor for Energy-Efficient Computational Photography
by: Rithe, Rahul, et al.
Published: (2015)

Reconfigurable VLSI Architecture for 9/7-5/3 Wavelet Filter
by: Shang-Dong Chang, et al.
Published: (2009)

Design of Processors with Reconfigurable Microarchitecture
by: Andrey Mokhov, et al.
Published: (2014-01-01)

A New Distributed Arithmetic VLSI Architecture for Discrete Fourier Transform Processor
by: S M Rezaul Hasan, et al.
Published: (2018-07-01)

The VLSI Architecture of a High-Throughput Configurable Pre-processor for MIMO Detections
by: Tzu-Ting Tseng, et al.
Published: (2016)

A Study of Reconfigurable Multi-Core VLSI Architecture Design for Speaker-Speech Recognition
by: Chih-HsaingPeng, et al.
Published: (2015)

A Workload-Adaptive and Reconfigurable Bus Architecture for Multicore Processors
by: Shoaib Akram, et al.
Published: (2010-01-01)

Architecture Research of Dynamic Reconfigurable Digital Signal Co-Processor
by: Huang Shang I, et al.
Published: (2003)

A new hardware-efficient algorithm and reconfigurable architecture for image contrast enhancement
by: Wen-Chieh Chen, et al.
Published: (2012)

A Low-Cost VLSI Architecture of Bilateral Filter for Image Denoising
by: Yue-LingDeng, et al.
Published: (2016)

The recontiguration of multifunction VLSI array processors
by: Gao, Zheng-Ping, et al.
Published: (1988)