Hardware Realization of Min-Sum Algorithm for Approximate Lower Triangular LDPC Encoder and Decoder
碩士 === 國立雲林科技大學 === 電機工程系 === 104 === Low-density parity-check (LDPC) code was proposed by Gallager in 1962. Although its error correcting capability almost approaches the Shannon limit, LDPC code did not obtain much attention at first due to the lack of supporting technologies. With the improvemen...
Main Authors: | LIN,WEI-CHENG, 林韋成 |
---|---|
Other Authors: | WENG,WAN-DE |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/89421050293043453935 |
Similar Items
-
Hardware Realization of Normalized Offset Min-Sum Algorithm for Approximate Lower Triangular LDPC Encoder and Decoder
by: LI,ZHONG-ZE, et al.
Published: (2017) -
Hardware Simulation of approximate lower triangular LDPC Encoder and Decoder
by: Wei-Lun Wang, et al.
Published: (2015) -
Hardware Simulation of Normalized Offset Min-Sum Algorithm for LDPC Decoder
by: Chen,Wei-Lun, et al.
Published: (2016) -
Adpative-Normalized Min-Sum Algorithm for LDPC decoding
by: Pin-ruei Chen, et al.
Published: (2011) -
On Min-Sum Algorithm and Its Variants for Decoding of LDPC Codes
by: Zong-Yi Lin, et al.
Published: (2009)