Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector

碩士 === 國立臺北科技大學 === 電機工程系所 === 104 === The purpose of this thesis is to design and implement a digital-controlled bridgeless power factor corrector, in which the two boost converters arranged at power source terminal are controlled by a DSP using average current control method to reach two objective...

Full description

Bibliographic Details
Main Authors: Jian-Long Liu, 劉建隆
Other Authors: Sheng-Yuan Ou
Format: Others
Language:zh-TW
Published: 2016
Online Access:http://ndltd.ncl.edu.tw/handle/ejc4sx
id ndltd-TW-104TIT05442084
record_format oai_dc
spelling ndltd-TW-104TIT054420842019-05-15T22:54:24Z http://ndltd.ncl.edu.tw/handle/ejc4sx Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector 數位無橋式功率因數修正器的研製 Jian-Long Liu 劉建隆 碩士 國立臺北科技大學 電機工程系所 104 The purpose of this thesis is to design and implement a digital-controlled bridgeless power factor corrector, in which the two boost converters arranged at power source terminal are controlled by a DSP using average current control method to reach two objectives including no bridge rectifier at source terminal and power factor correction. Compared to the traditional bridge boost PFC, the implemented bridgeless PFC has higher efficiency. In this thesis, DSP TMS320F28035 produced by Texas Instrument is utilized to realize a current and voltage compensator to allow source current waveform can follow source voltage waveform and meet the specifications about power factor. In the implemented bridgeless PFC, the source voltage range can vary from AC 110V to 220V, the output voltage is DC 400V and the maximum output power is 800W. With the experimental results, the power factor is higher than 96 in full load condition, the efficiency always is higher than 95% and IEC61000-3-2 Class A is connected. Sheng-Yuan Ou 歐勝源 2016 學位論文 ; thesis 0 zh-TW
collection NDLTD
language zh-TW
format Others
sources NDLTD
description 碩士 === 國立臺北科技大學 === 電機工程系所 === 104 === The purpose of this thesis is to design and implement a digital-controlled bridgeless power factor corrector, in which the two boost converters arranged at power source terminal are controlled by a DSP using average current control method to reach two objectives including no bridge rectifier at source terminal and power factor correction. Compared to the traditional bridge boost PFC, the implemented bridgeless PFC has higher efficiency. In this thesis, DSP TMS320F28035 produced by Texas Instrument is utilized to realize a current and voltage compensator to allow source current waveform can follow source voltage waveform and meet the specifications about power factor. In the implemented bridgeless PFC, the source voltage range can vary from AC 110V to 220V, the output voltage is DC 400V and the maximum output power is 800W. With the experimental results, the power factor is higher than 96 in full load condition, the efficiency always is higher than 95% and IEC61000-3-2 Class A is connected.
author2 Sheng-Yuan Ou
author_facet Sheng-Yuan Ou
Jian-Long Liu
劉建隆
author Jian-Long Liu
劉建隆
spellingShingle Jian-Long Liu
劉建隆
Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector
author_sort Jian-Long Liu
title Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector
title_short Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector
title_full Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector
title_fullStr Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector
title_full_unstemmed Design and Implementation of a Digital-Controlled Bridgeless Power Factor Corrector
title_sort design and implementation of a digital-controlled bridgeless power factor corrector
publishDate 2016
url http://ndltd.ncl.edu.tw/handle/ejc4sx
work_keys_str_mv AT jianlongliu designandimplementationofadigitalcontrolledbridgelesspowerfactorcorrector
AT liújiànlóng designandimplementationofadigitalcontrolledbridgelesspowerfactorcorrector
AT jianlongliu shùwèiwúqiáoshìgōnglǜyīnshùxiūzhèngqìdeyánzhì
AT liújiànlóng shùwèiwúqiáoshìgōnglǜyīnshùxiūzhèngqìdeyánzhì
_version_ 1719138616684314624