Adaptive Block-Based Refresh Techniques for Mitigation of Data Retention Faults
碩士 === 國立臺灣科技大學 === 電機工程系 === 104 === For dynamic random access memory (DRAM), data retention time of DRAM cells dominate the refresh power consumption and fabrication yield. Although extending the standard refresh period is one of the most widely used method for reducing refresh power, however, it...
Main Authors: | Hung-Kai Huang, 黃泓凱 |
---|---|
Other Authors: | Shyue-Kung Lu |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/hyx32m |
Similar Items
-
Integration Scheme for Retention-aware Refresh and BISR Techniques on the Stacked DRAM Architecture
by: Jian-Kai Chen, et al.
Published: (2018) -
Study on Refresh Techniques for DRAM Refresh Power Reduction
by: Po-Yuan Shen, et al.
Published: (2016) -
Retention-Aware DRAM Auto-Refresh Scheme for Energy and Performance Efficiency
by: Wei-Kai Cheng, et al.
Published: (2019-09-01) -
An Adaptive Refresh Mechanism for RSVP
by: Shu-Yu Yeh, et al.
Published: (1999) -
Integration Scheme for Retention-aware DRAM Refresh and Bank Reordering
by: Xin-Lun Li, et al.
Published: (2017)