A Multi-Dimension Signature Compaction Method forEfficient SoC Error Identification
碩士 === 國立中山大學 === 資訊工程學系研究所 === 104 === Signature is an effective lossy compression method to reduce signal trace size at the possible cost of trace precision and implementation cost for different kinds of signatures to generate. In this paper we first investigate how it actually affects the debug f...
Main Authors: | Tai-Feng Chen, 陳岱鋒 |
---|---|
Other Authors: | Ing-Jer Huang |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/y244w9 |
Similar Items
-
Compact Convolutional Neural Network Accelerator for IoT Endpoint SoC
by: Fen Ge, et al.
Published: (2019-05-01) -
Approaches to the SoC IP-Blocks' design with errors' mitigation
by: Valentin Rozanov, et al.
Published: (2016-11-01) -
SoC Integration and Verification of a 3D Graphics SoC
by: Tzu-Ming Huang, et al.
Published: (2011) -
IP Verification for SoC Applications
by: Feng-yuan Chuang, et al.
Published: (2005) -
Evaluation of Cryptographic Algorithms over an all Programmable SoC (AP SoC) Device
by: Iván Gutiérrez Agramont, et al.
Published: (2017-04-01)