The Development and Challenges of 3D IC
碩士 === 國立中央大學 === 機械工程學系 === 104 === This thesis presents a survey of 3D integration, including 3D IC packing, 3D IC integration and also a survey of 3D Integrated Circuits using Through Silicon Vias (TSV). 3D integration, packing, 3D IC Integrated Circuits and also TSV will be defined, the evolutio...
Main Authors: | Mu-Ming Lee, 李牧民 |
---|---|
Other Authors: | Shyong Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09051195681734909599 |
Similar Items
-
Development of Direct Copper Bonding for 3D IC Packaging
by: Po-Hao Chiang, et al.
Published: (2016) -
Development of Layout and Verification Flow for 3D IC Layout
by: Chan-Liang Wu, et al.
Published: (2010) -
Development on SOP IC 3D Lead Scanner System
by: 游輝良
Published: (2003) -
3D IC Applicable Fin Field Effect Transistor and Nonvolatile Memory
by: Yeh, Mu Shih, et al.
Published: (2015) -
Novel 3-D IC technology
by: Zhai, Yujia
Published: (2014)