A 5 Gbps Half-Rate Clock and Data Recovery with Adaptive Equalizer Using ISI Detecting Technique
博士 === 國立中央大學 === 電機工程學系 === 104 === In recent year, according to rapid development of process and computers, the data bandwidth increases progressively. The serial data transmission is widely used for bus instead of parallel data transmission, for example, DisplayPort, SATA, USB, and PCI-E. This st...
Main Authors: | Shi-Yang Sun, 孫世洋 |
---|---|
Other Authors: | Kuo-Hsing Cheng |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/53251718484377814358 |
Similar Items
-
25Gbps Equalizer and Clock and Data Recovery Circuit
by: Hong, Zheng-Hao, et al.
Published: (2013) -
A 10 Gbps Half-Rate Clock and Data Recovery with Data Independent Phase Tracking Compensation Technique
by: Yu-Heng Cheng, et al.
Published: (2018) -
Design and Implementation of 6 Gbps Half-Rate Clock and Data Recovery Circuit for SATA-III Application
by: Bing-hung Chen, et al. -
A 5 Gbps Dual Path Clock and Data Recovery with Capacitor-Amplified Technique and Adaptive Loop Gain Controller
by: Po-Min Cheng, et al.
Published: (2017) -
A 0.5-to-5 Gbps Continuous Rate Clock and Data Recovery Circuit with Bi-directional Frequency Detection
by: Yen-ChiChen, et al.
Published: (2014)