Incremental Placement and Gate Sizing for Leakage Power Reduction
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 104 === As the technology keeps scaling down, the importance of power dissipation becomes signifi-cant due to the increasing leakage. Since power and timing are tradeoffs during optimization, in this research, we propose a flow combing incremental placement and gat...
Main Authors: | Shih, Ching-Yu, 施淨友 |
---|---|
Other Authors: | Chen, Hung-Ming |
Format: | Others |
Language: | en_US |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/42455096080794758940 |
Similar Items
-
A Circuit-Topology-Guided Discrete Gate Sizing Framework Considering Leakage Power Reduction
by: Tan, Chuan-Yao, et al.
Published: (2012) -
Incremental placement for field-programmable gate arrays
by: Leong, David Chin Kuang
Published: (2011) -
Gate Leakage Reduction by Clocked Power Supply of Adiabatic Logic Circuits
by: Ph. Teichmann, et al.
Published: (2005-01-01) -
Leakage Power Modeling and Reduction Techniques for Field Programmable Gate Arrays
by: Kumar, Akhilesh
Published: (2006) -
Leakage Power Modeling and Reduction Techniques for Field Programmable Gate Arrays
by: Kumar, Akhilesh
Published: (2006)