Electromigration induced failure on TSV with various RDL widths of 3D ICs
碩士 === 國立高雄應用科技大學 === 化學工程與材料工程系碩士在職專班 === 104 === As electronics products is versatile and continue to shrink in size, which leads to 2.5D and 3D IC by means of through silicon via (TSV) technique is regarded as a promising innovation in assembly industry. However,increase the number of digital I/O...
Main Authors: | YEH, MEI-CHUAN, 葉美娟 |
---|---|
Other Authors: | HO, TSUNG-HAN |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/d5qvmw |
Similar Items
-
Efficient Micro-Bump Assignment for RDL Routing in 3D ICs
by: Yu-Jen Tseng, et al.
Published: (2014) -
A TSV Delay Meter for 3D ICs
by: Ho, Cheng-Yeh, et al.
Published: (2010) -
Simultaneously Considering Layout Area and TSV Wire Length on TSV Placement for 3D IC
by: Huang, Wen-Shian, et al.
Published: (2012) -
Yield improvement of 3D ICs by TSV redundancy
by: Lin, Wei-Liang, et al.
Published: (2010) -
Stability analysis for SRAM cells with TSV induced stress in 3D ICs
by: Zhang, Wen, 1990-
Published: (2012)