Improvement Study on Wafer Grinding Warpage
碩士 === 國立高雄應用科技大學 === 機械與精密工程研究所 === 104 === Wafer polishing process, (WLCSP) processes in a process site, designated as Wafer Level Chip Scale Packaging wafer polishing by the customer to specify the thickness of the wafer manufacturing process, in recent years, growing in thin products, so custome...
Main Authors: | LIANG,TSAI-YUAN, 梁財源 |
---|---|
Other Authors: | FANG,TE-HUA |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/23572034748848227456 |
Similar Items
-
Warpage Improvement of Molded Wafer for Fan-out Wafer Packaging
by: Pei-Cheng Huang, et al.
Published: (2018) -
Warpage Simulation for Reconfigured Wafer
by: En-YuYeh, et al.
Published: (2016) -
The Study of Warpage Simulation of Wafer Processing
by: Cheng, pen-nung, et al.
Published: (2014) -
The Effects of Film and TSV on Wafer Warpage
by: Ssu-YuChen, et al.
Published: (2018) -
Full-field wafer warpage measurement technique
by: Yung-Kuang Huang, et al.
Published: (2016)