Construction of large-girth and parallelized-decoding LDPC codes
碩士 === 國立中正大學 === 通訊工程研究所 === 104 === The low-density parity check (LDPC) codes have near-Shannon limit performance. But the complexity of LDPC decoding is too high to real-time systems. In the parallelization for high-throughput applications, the number of independent memory access usually dominate...
Main Authors: | WANG, CHENG-KUEI, 王證貴 |
---|---|
Other Authors: | Lee, Chang-Ming |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/ajrk3k |
Similar Items
-
Construction of Large Girth Quasi-Cyclic LDPC Codes and the Performance of Bit-Flipping Decoder
by: Chen, Wen-Yao, et al.
Published: (2015) -
Constructing LDPC Codes with Any Desired Girth
by: Chaohui Gao, et al.
Published: (2021-03-01) -
LDPC Codes Construction for Parallel Decoding
by: Tsung-Che Wu, et al.
Published: (2010) -
Construction of QC-LDPC Codes with large girth from Quadratic Congruences
by: Chih-Jen Wu, et al.
Published: (2008) -
Constructing Large Girth QC Protograph LDPC Codes Based on PSD-PEG Algorithm
by: Xue-Qin Jiang, et al.
Published: (2017-01-01)