Construction of large-girth and parallelized-decoding LDPC codes
碩士 === 國立中正大學 === 通訊工程研究所 === 104 === The low-density parity check (LDPC) codes have near-Shannon limit performance. But the complexity of LDPC decoding is too high to real-time systems. In the parallelization for high-throughput applications, the number of independent memory access usually dominate...
Main Authors: | , |
---|---|
Other Authors: | |
Format: | Others |
Language: | zh-TW |
Published: |
2016
|
Online Access: | http://ndltd.ncl.edu.tw/handle/ajrk3k |
id |
ndltd-TW-104CCU00650052 |
---|---|
record_format |
oai_dc |
spelling |
ndltd-TW-104CCU006500522019-05-15T22:43:41Z http://ndltd.ncl.edu.tw/handle/ajrk3k Construction of large-girth and parallelized-decoding LDPC codes 建構長周長且可平行解碼之低密度同位檢測碼 WANG, CHENG-KUEI 王證貴 碩士 國立中正大學 通訊工程研究所 104 The low-density parity check (LDPC) codes have near-Shannon limit performance. But the complexity of LDPC decoding is too high to real-time systems. In the parallelization for high-throughput applications, the number of independent memory access usually dominates the coding throughput. Moreover, a class of large-girth LDPC codes usually has difficulties to realize the parallelization in the decoder. We propose a code construction to take the number of required parallel decoding unit and the large-girth constraint into considerations at once. First, the parity check matrix would be split into the block-wise structure to fit the parallelization in the decoder. Second, the conversion of the cycle-checking inequalities can transform the girth issue into a linear system. In this paper, we represent the parity-check matrix by simplified matrix to check the constrains in construction easily. Lee, Chang-Ming 李昌明 2016 學位論文 ; thesis 54 zh-TW |
collection |
NDLTD |
language |
zh-TW |
format |
Others
|
sources |
NDLTD |
description |
碩士 === 國立中正大學 === 通訊工程研究所 === 104 === The low-density parity check (LDPC) codes have near-Shannon limit performance. But the complexity of LDPC decoding is too high to real-time systems. In the parallelization for high-throughput applications, the number of independent memory access usually dominates the coding throughput. Moreover, a class of large-girth LDPC codes usually has difficulties to realize the parallelization in the decoder.
We propose a code construction to take the number of required parallel decoding unit and the large-girth constraint into considerations at once. First, the parity check matrix would be split into the block-wise structure to fit the parallelization in the decoder. Second, the conversion of the cycle-checking inequalities can transform the girth issue into a linear system. In this paper, we represent the parity-check matrix by simplified matrix to check the constrains in construction easily.
|
author2 |
Lee, Chang-Ming |
author_facet |
Lee, Chang-Ming WANG, CHENG-KUEI 王證貴 |
author |
WANG, CHENG-KUEI 王證貴 |
spellingShingle |
WANG, CHENG-KUEI 王證貴 Construction of large-girth and parallelized-decoding LDPC codes |
author_sort |
WANG, CHENG-KUEI |
title |
Construction of large-girth and parallelized-decoding LDPC codes |
title_short |
Construction of large-girth and parallelized-decoding LDPC codes |
title_full |
Construction of large-girth and parallelized-decoding LDPC codes |
title_fullStr |
Construction of large-girth and parallelized-decoding LDPC codes |
title_full_unstemmed |
Construction of large-girth and parallelized-decoding LDPC codes |
title_sort |
construction of large-girth and parallelized-decoding ldpc codes |
publishDate |
2016 |
url |
http://ndltd.ncl.edu.tw/handle/ajrk3k |
work_keys_str_mv |
AT wangchengkuei constructionoflargegirthandparallelizeddecodingldpccodes AT wángzhèngguì constructionoflargegirthandparallelizeddecodingldpccodes AT wangchengkuei jiàngòuzhǎngzhōuzhǎngqiěkěpíngxíngjiěmǎzhīdīmìdùtóngwèijiǎncèmǎ AT wángzhèngguì jiàngòuzhǎngzhōuzhǎngqiěkěpíngxíngjiěmǎzhīdīmìdùtóngwèijiǎncèmǎ |
_version_ |
1719135178911121408 |