Deterministic BIST Using Dual LFSR for Low-power Scan Testing
碩士 === 元智大學 === 資訊工程學系 === 103 === Power consumption and the volume of test data are popular topics in VLSI Testing field. These are the key factors that will determine the quality of the final data testing results in VLSI testing. Built-in self-test (BIST) architecture is a technique which can self...
Main Authors: | Fang-Hsu Lin, 林芳旭 |
---|---|
Other Authors: | Wang-Dauh Tseng |
Format: | Others |
Language: | zh-TW |
Online Access: | http://ndltd.ncl.edu.tw/handle/41443642798832395256 |
Similar Items
-
Zero-One LFSR for Low Power Deterministic BIST
by: Meng-Ping Wang, et al. -
Deterministic BIST Using Multiple Polynomial LFSR Reseeding for Low-Power Testing
by: Ya-Hsuan Huang, et al.
Published: (2016) -
Segmented LFSR for Deterministic Test Generations
by: Hang-Ruri Chang, et al. -
Segmented LFSR for Deterministic Test Generations
by: Hang-Ruri Chang, et al. -
Compensated Dual-LFSR Reseeding for Low power Testing
by: Yu-Cheng Chang, et al.