The development and applications of a MIPS softcore and its hardware abstraction layer
碩士 === 國立雲林科技大學 === 電子工程系 === 103 === Hardware abstraction layer is the communicate interface between hardware and software. An application can directly use the hardware with HAL API, it also provides a common access standard for driver development. The Nios II processor system from Altera uses HAL...
Main Authors: | Bo-Ting, Liu, 劉柏廷 |
---|---|
Other Authors: | Wing-Kwong, Wong |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/35342940743787827577 |
Similar Items
-
Development and Applications of a MIPS Softcore
by: Jia-Yan LIN, et al.
Published: (2015) -
Hardware and Software Fault-Tolerance of Softcore Processors Implemented in SRAM-Based FPGAs
by: Rollins, Nathaniel Hatley
Published: (2012) -
Multi-Softcore Architecture on FPGA
by: Mouna Baklouti, et al.
Published: (2014-01-01) -
Functional Coverage Verification of LC-3 Softcore
by: XU,JUN-JI, et al.
Published: (2016) -
Softcore stream processor for FPGA-based DSP
by: Wang, P.
Published: (2014)