Hardware/Software Co-design and Implementation of a Temporal-Median-Filter-based Algorithmic Processing System for Background Subtraction
碩士 === 國立臺灣科技大學 === 電子工程系 === 103 === This thesis is relevant to the hardware/software co-design and implementation of a temporal-median-filter-based algorithmic processing system for background subtraction. The research work consists of the following four parts. The first part is related to the so...
Main Authors: | Hong-Min Hu, 胡閎閔 |
---|---|
Other Authors: | Chen-Mie Wu |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/26408138785003942689 |
Similar Items
-
Hardware Implementation of Real-time Robust Background Subtraction
by: Jen-Shiuan Kao, et al.
Published: (2012) -
High Speed Multi-layer Background Subtraction
by: Min-hsiung Shih, et al.
Published: (2012) -
A fast systolic median filter hardware design with effective hardware complexity
by: 蔡孟芬
Published: (1990) -
Background Subtraction Using an Adaptive Local Median Texture Feature in Illumination Changes Urban Traffic Scenes
by: Yunsheng Zhang, et al.
Published: (2020-01-01) -
A Novel Hardware–Software Co-Design and Implementation of the HOG Algorithm
by: Sina Ghaffari, et al.
Published: (2020-10-01)