Sparse Matrix-Vector Multiplication: A Low Communication Cost Data Mapping-Based Architecture
碩士 === 國立臺灣科技大學 === 電子工程系 === 103 === The performance of the sparse matrix-vector multiplication (SMVM) on a parallel system is strongly conditioned by the distribution of data among its components. Two costs arise as a result of the used data mapping method: arithmetic and communication. The commun...
Main Authors: | Wei-chun Hsu, 徐偉郡 |
---|---|
Other Authors: | Shanq-jang Ruan |
Format: | Others |
Language: | en_US |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09761233547687794389 |
Similar Items
-
Sparse Matrix-Vector Multiplication on GPU
by: Ashari, Arash
Published: (2014) -
High-Performance Sparse Matrix-Multi Vector Multiplication on Multi-Core Architecture
by: Singh, Kunal
Published: (2018) -
Performance Aspects of Sparse Matrix-Vector Multiplication
by: I. Šimeček
Published: (2006-01-01) -
Sparse matrix-vector multiplication on network-on-chip
by: C.-C. Sun, et al.
Published: (2010-12-01) -
Acceleration of Sparse Matrix-Vector Multiplication by Region Traversal
by: I. Šimeček
Published: (2008-01-01)