A Phase Noise Suppression Technique for PLLs with Ring Oscillators
碩士 === 國立臺灣大學 === 電子工程學研究所 === 103 === A frequency synthesizer with a phase noise reduction technique is presented. By the property that the phase noise of an opened-loop delay is smaller than that of a closed-loop delay, an analog delay line is employed to improve the phase noise of a ring oscillat...
Main Authors: | Yi-Han Cheng, 鄭伊涵 |
---|---|
Other Authors: | Tai-Cheng Lee |
Format: | Others |
Language: | zh-TW |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/62887123667889850318 |
Similar Items
-
A Quantization Noise Suppression Technique for All-Digital Fractional-N PLLs
by: Sung-Lin Tsai, et al.
Published: (2012) -
Phase noise and jitter modeling for fractional-N PLLs
by: S. A. Osmany, et al.
Published: (2007-06-01) -
Wide range of low noise PLLs for wireless communications
by: Cheng,ya-fan, et al.
Published: (2018) -
Stability and Noise Performance Analysis for Linearized Models of Charge-Pump PLLs
by: Chun-Te Hsu, et al.
Published: (2007) -
Jitter-Improved Techniques for PLLs in Nano Scale CMOS Process
by: Chao-Ching Hung, et al.
Published: (2011)