Exploiting Bank-level Parallelism via Data Consistency Relaxation for Non-volatile Memory System
碩士 === 國立臺灣大學 === 資訊工程學研究所 === 103 === The maturity of emerging non-volatile memory (NVM) technologies presents promising next-generation memory system design. Because of its mixed performance characteristics between DRAM and persistent store, e.g., high density, byte-addressability, and non-volatil...
Main Authors: | Shao-Fu Wang, 王少甫 |
---|---|
Other Authors: | 楊佳玲 |
Format: | Others |
Language: | en_US |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/55825295588163105110 |
Similar Items
-
Write-Optimized and Consistent Skiplists for Non-Volatile Memory
by: Renzhi Xiao, et al.
Published: (2021-01-01) -
Compiler optimisations and relaxed memory consistency models
by: Morisset, Robin
Published: (2017) -
Relaxing Object Versioning Efficiently with ROVER-NVM in Non-Volatile Memory
by: Zhou-LiChen, et al.
Published: (2018) -
Studies on memory consistency and synchronization : failure detection in parallel programs
by: Fu, Taiqi
Published: (1998) -
The exploitation of parallelism on shared memory multiprocessors
by: Stoker, Michael Allan
Published: (1990)