Research on BCH Codec for NAND Flash Memory Systems
博士 === 國立交通大學 === 電子工程學系 電子研究所 === 103 === This dissertation investigates the BCH codes from algorithms to architecture designs and VLSI circuit implementations for various design targets of NAND Flash memory application. In order to meet the varying requirement of error correction capability, the m...
Main Authors: | Yang, Chi-Heng, 楊其衡 |
---|---|
Other Authors: | Chang, Hsie-Chia |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/569tnn |
Similar Items
-
A Low-Complexity LDPC Codec for NAND Flash Memory
by: Chou, Hsueh-Chih, et al.
Published: (2013) -
Soft-Decision BCH Decoder Design for NAND Flash Controller
by: Ku, Ming-Haur, et al.
Published: (2012) -
A Flexible Hybrid BCH Decoder for Modern NAND Flash Memories Using General Purpose Graphical Processing Units (GPGPUs)
by: Arul Subbiah, et al.
Published: (2019-05-01) -
The Effect of Hydrogen Concentration on NAND Flash Memory Reliability
by: Yang,Jhih-Siang, et al.
Published: (2017) -
Patent Analysis and Research of NAND Flash memory industry
by: Chieh-yun Wu, et al.
Published: (2016)