Stacks of Low-Voltage Devices for ESD Protection in High-Voltage Applications
碩士 === 國立交通大學 === 電子工程學系 電子研究所 === 103 === Nowadays, many integrated circuits (ICs) of electrical products are fabricated in a high-voltage process. For example, driver ICs for various display panels, power management ICs and automotive ICs are commonly fabricated in a HV process. In a high-voltage...
Main Authors: | Tang, Kai-Neng, 湯凱能 |
---|---|
Other Authors: | Ker, Ming-Dou |
Format: | Others |
Language: | en_US |
Published: |
2014
|
Online Access: | http://ndltd.ncl.edu.tw/handle/09343673113740855581 |
Similar Items
-
Optimization of Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Layout Consideration
by: Liao, Seian-Feng, et al.
Published: (2015) -
High-Voltage-Tolerant ESD Protection Design in Low-Voltage CMOS Processes
by: Wei-Jen Chang, et al.
Published: (2007) -
HIGH-VOLTAGE ESD PROTECTION DEVICES DESIGN IN BCD PROCESS
by: Yeh-Jen Huang, et al.
Published: (2007) -
Floating-Anode ESD Protection Device for High-Voltage IC
by: Xi-Hong Liu, et al.
Published: (2006) -
Adaptive Triggered Voltage (Vt1) and Holding Voltage (Vh) Stacked SCRs for ESD Protection in High Voltage Power Clamp Circuit
by: Yeh, Yu-Chen, et al.
Published: (2015)