Leakage Power-Aware Loop Distribution for Microprocessors
碩士 === 國立交通大學 === 資訊科學與工程研究所 === 103 === With the advances in modern semiconductor technologies, leakage power has become an issue of concern. Many researches have proposed hardware and software techniques to reduce leakage energy. Power gating is an effective technique that turns idle components in...
Main Authors: | Chen, Yi-Mei, 陳奕梅 |
---|---|
Other Authors: | You, Yi-Ping |
Format: | Others |
Language: | en_US |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/8af3f8 |
Similar Items
-
Architecture and Compiler Support for Leakage Reduction Using Power Gating in Microprocessors
by: Roy, Soumyaroop
Published: (2010) -
Clock and Power/Ground Distribution for Microprocessor
by: Chen, Hung-Chang, et al.
Published: (1998) -
A compiler-based leakage reduction technique by power-gating functional units in embedded microprocessors
by: Roy, Soumyaroop
Published: (2006) -
Yield-Aware Leakage Power Reduction of On-Chip SRAMs
by: Nourivand, Afshin
Published: (2010) -
Power estimation of microprocessors
by: Sambamurthy, Sriram
Published: (2010)