Reliable Charge Trapping Non-volatile Memory by Plasma Enhanced atomic layer deposition-fabricated band-gap engineered gate structures
碩士 === 國立交通大學 === 光電工程研究所 === 103 === Recent trends of scaling have led to prosperity of embedded application. Non-volatile memory, featuring stored information can be retained in the absence of power, has become a promising alternative for conventional DRAM. With high-K dielectrics introduced, reli...
Main Authors: | Chen, Chiu-Hao, 陳秋豪 |
---|---|
Other Authors: | Huang, Jung-Yao |
Format: | Others |
Language: | en_US |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/61271280110673764216 |
Similar Items
-
Atomic Layer Deposition of High-k Materials for Gate Dielectric and Charge Trap Memory Application
by: Wu, Jyun-Yi, et al.
Published: (2011) -
Atomic Layer Deposition of HfON Thin Film for Charge Trapping Flash Memory Application
by: Chen, Yen-Ting, et al.
Published: (2009) -
Studies of organic non-volatile memory device with polymeric charge trapping layer
by: Yu-HaoChen, et al.
Published: (2010) -
The study of charge trap flash memory device with band engineered trapping layer
by: Tsai, Cheng-Yu, et al.
Published: (2010) -
Atomic Layer Deposition (ALD) of Metal Gates for CMOS
by: Chao Zhao, et al.
Published: (2019-06-01)