Designs of VCO and Delay Locked Loop for Wireless Sensor Applications

Designs of VCO and Delay Locked Loop for Wireless Sensor Applications

碩士 === 國立成功大學 === 電機工程學系 === 103

Bibliographic Details
Main Authors:	Ming-HungLin, 林明宏
Other Authors:	Tzuen-Hsi Huang
Format:	Others
Language:	zh-TW
Published:	2015
Online Access:	http://ndltd.ncl.edu.tw/handle/66907395793076544108

Similar Items

PHASE LOCKED LOOP WITH SELF-REGULATING VCO
by: An-Cheng Lin, et al.
Published: (2012)

Design and Application of Delay-Locked Loop
by: CHOU YEN YNN, et al.
Published: (2002)

A Fractional-N Frequency Synthesizer with an LC-VCO-based Multiplying Delay-Locked Loop Architecture
by: Dai-En Jhou, et al.
Published: (2017)

The Design and Application of Self-Biased Delay-Locked Loop
by: Ming-Chao Chung, et al.
Published: (1999)

THE DESIGN AND ANALYSIS OF CMOS LOW-VOLTAGE K-BAND VCO AND DIVIDER FOR PHASE-LOCKED LOOP APPLICATIONS
by: Huang, Zue-Der, et al.
Published: (2011)

Design and Realization of Analog Delay-Locked Loops
by: Jyh-Woei Lin, et al.
Published: (2001)

Design of CMOS Delay-Locked Loop for clock generator applications
by: Chao-Ching Hung, et al.
Published: (2005)

Design and Application of All-Digital Delay-Locked Loop and All-Digital Phase-Locked Loop
by: You-Jen Wang, et al.
Published: (2010)

Design of Phase-Locked Loop and Application in Sensor
by: To-Kay Liang, et al.
Published: (2007)

S-band Phase-locked Loop and Wideband Bandpass Filter and Dual-band VCO for Automotive Radar Application
by: Ru-Yu, Wang, et al.
Published: (2017)

Design of Fast-Locking SAR-based Delay-Locked Loop
by: Huang, Jia-Jin, et al.
Published: (2018)

Design and Implementation of CMOS Delay-Locked Loop for Interconnection Deskew
by: Cheng-Kuang Lin, et al.
Published: (2006)

Design and Implementation of Low Voltage CMOS Phase-Locked-Loop and Delay-Locked-Loop
by: Chung-Ting Lu, et al.
Published: (2007)

Design and Application of CMOS Digital/Analog Delay-Locked Loops
by: Hsiang-Hui Chang, et al.
Published: (2004)

Design of Mixer and VCO Which Used On Wireless LAN
by: Yu-Feng Lin, et al.
Published: (2007)

Design of High Speed Delay-Locked Loops
by: Chi-Nan Chuang, et al.
Published: (2008)

A low-power fast-lock digital Delay-Locked Loop
by: Jyun-Cheng Lin, et al.
Published: (2007)

A Load-Optimized 500 MHz VCO Design for Phase-Locked Loop and Half-Swing PLA and The Applications for High-Speed Circuit Design
by: Yu-Tsun Chien, et al.
Published: (2000)

Design of Fast-Locked Delay-Locked Loops With Wide-Range Detection
by: Ben-Young Wang, et al.
Published: (2014)

Design of Delay-Locked Loop with Fast-Lock and Wide-Range Operation
by: Yu-Lung Lo, et al.
Published: (2003)

Delay-Locked Loops with phase error calibration
by: Jian-Da Lin, et al.
Published: (2012)

Design of All-Digital Delay-Locked Loop with Hybrid Control Schemes
by: LIN,TENG-HUI, et al.
Published: (2019)

Design of a Delay-Locked Loop Based Frequency Multiplier
by: Ming-Hui Liang, et al.
Published: (2006)

Design of Pulsewidth Control Loop with a Built-In Delay-Lock Loop
by: Wen-Wei Zhou, et al.
Published: (2006)

Latch-based Digital Delay-locked Loop Design
by: Hau Tau Lan, et al.
Published: (2003)

Design and Implementation of Delay Locked Loop Clock Generator
by: Kuo-Chih Wen, et al.
Published: (2009)

Design and Analysis of All-Digital Delay-Locked Loops with Fast-Locking Capability
by: You-Gang Chen, et al.
Published: (2012)

Design and Implemention of a CMOS VCO for 80.211b Wireless LAN
by: Lin Shih-Ming, et al.
Published: (2002)

Research on CMOS VCO Wireless Communication Application
by: 徐浩桓
Published: (2004)

A Quadrature VCO with Low Power 0.6-V and 2.4-GHz Phase-Lock Loop
by: Hsin-Yi Chen, et al.
Published: (2013)

The Comparison and Investigation of Coherent and Noncoherent Delay Lock Loop
by: Lee ,Kun Hung, et al.
Published: (1996)

A Fast-Locking All-Digital Delay-Locked Loop for SoC Applications
by: TSENG, CHIA-CHI, et al.
Published: (2018)

The Design and Analysis of the All-Digital CMOS Delay-Locked Loop
by: ChiaChing Huang, et al.
Published: (2000)

Analysis and Design of a Multiphase-Output Delay-Locked Loop
by: Po-Jen Huang, et al.
Published: (2004)

Design of Delay-Locked Loop Tracking Pseudonoise Code Circuit
by: Chun-Fu Wen, et al.
Published: (2001)

Delay-Locked Loops with fast lock and phase error calibration
by: Chun Yi Kuo, et al.
Published: (2012)

Study on Delay Line Search in Delay-Locked Loop
by: Han-ZhengLiu, et al.
Published: (2011)

Design and Implementation of CMOS Wide-Range Delay-Locked Loop
by: Chao-Chyun Chen, et al.
Published: (2008)

Design and Implementation of Delay-locked Loop Based Clock Generator
by: Chien-Wei Yu, et al.
Published: (2011)

Design of High Performance Low Power Delay-Locked Loops
by: Ci-An Chen, et al.
Published: (2012)

Cannot write session to /tmp/vufind_sessions/sess_ejh4o46saqk4vrn3td1nth7vdm