Design of Fast-Locking PLL Combined with DLL for 1.8 GHz Wireless Communication System

Design of Fast-Locking PLL Combined with DLL for 1.8 GHz Wireless Communication System

碩士 === 國立成功大學 === 電機工程學系 === 103

Bibliographic Details
Main Authors:	Ting-LinWu, 吳廷霖
Other Authors:	Tzuen-Hsi Huang
Format:	Others
Language:	zh-TW
Published:	2015
Online Access:	http://ndltd.ncl.edu.tw/handle/08165756873577048583

Similar Items

5.5GHz Fast Lock All Digital PLL Design
by: Chia-Chun - Lin, et al.
Published: (2016)

Design and Application of CMOS PLL/DLL
by: June-Ming Hsu, et al.
Published: (1999)

Implementation and Application of CMOS DLL/PLL
by: Guang-Kaai Dehng, et al.
Published: (2001)

A 1.8V, 2.4-GHz CMOS PLL-BASED FREQUENCY SYNTHESIZER FOR WIRELESS COMMUNICATIONS SYSTEMS
by: Kuen-Yu Li, et al.
Published: (2002)

The Realization of Clock Recovery Circuit with DLL and PLL
by: Chua-hua Lee, et al.
Published: (1999)

Analysis and Design of CMOS PWCL/DLL and PLL
by: Sung-Rung Han, et al.
Published: (2004)

A Fast Lock Technique for the 5Ghz Wide band PLL Frequency Synthesizer Design
by: Guan-Wei Ke, et al.
Published: (2013)

Fast locking PLL with all-digital locked-aid circuit
by: Fu-Jen Hsieh, et al.
Published: (2010)

The Study of PLL and DLL and Its Application to Low Cost Tester
by: Yu-Lang Chen, et al.
Published: (2002)

An All-Digital Fast-Lock Self-Calibrated Multiphase DLL
by: Li-Pu Chuang, et al.
Published: (2008)

Design of A PLL with Fast-Lock and Low Jitter
by: SHAO-KU KAO, et al.
Published: (2002)

AN ADAPTIVE BANDWIDTH AND STABLE CONTROL FOR FAST LOCKED PLL
by: Chien-Yu Wang, et al.
Published: (2008)

Design and Implementation of All-Digital Fast-Locked DLL-Based Clock Generators
by: Chuan-Kang Liang, et al.
Published: (2006)

24-GHz CMOS PLL-based Radar Sensor Integrated Circuit Design with Injection-locked Technique
by: Chia-TingChung, et al.
Published: (2018)

Design of a Fast-Locking DLL-Based Frequency Multiplier for Wide-Range Operation
by: Ching-Shan Chien, et al.
Published: (2007)

A 1.2V 5.1GHz BIST Triple-State Very Fast Locking with Fractional-Spur-Eliminated PLL
by: Chiu, Shih-Wen, et al.
Published: (2009)

Design and Simulation of Dual-Loop Charge-Pump PLL with Fast-Lock
by: Yu-hua Ma, et al.
Published: (2004)

Joint DLL and PHY layer design in wireless communications
by: Hwang, Ji Won
Published: (2014)

5-GHz PLL in Standard 0.18-μm CMOS Technology
by: Yu-Shan Huang, et al.
Published: (2013)

A Wide-Range DLL-Based Frequency Multiplier with Fast-Locked and Jitter-Bounded Features
by: Meng-Feng Lin, et al.
Published: (2008)

A PLL for GSM(1.8GHz)/WLAN(2.4GHz) Coexistence System and A High-Speed Analog Divide-by-Three Circuit
by: Yu-Chung Liao, et al.
Published: (2007)

Fast Locking Adaptive PLL using Dual-Edge Phase-Frequency Detector
by: Yang, Bo-Min, et al.
Published: (2010)

A Fast Lock and Adjustable Dual-Slope PLL with an Automatic Current Controler
by: Chih Sheng Yang, et al.
Published: (2006)

A 8GHz Phase Locked Loop With Phase Rotated Function
by: Wei,Ting Lun, et al.
Published: (2015)

GHz PLL with Built-In Jitter Test Design
by: Shu-Yu Jiang, et al.
Published: (2003)

8GHz Phase-Locked Oscillator
by: Lin, Sy-Tzuoh, et al.
Published: (1997)

A Voltage-Controlled Tuning Loop for Adjustable Dual-Slope Charge-Pump to Achieve Fast Lock PLL
by: Chen Yu Wu, et al.
Published: (2006)

Design of Injection-Locked Low Noise PLL
by: LIU,SHAO-CHUN, et al.
Published: (2016)

1-4GHz DLL-Based High Speed Clock Generator
by: Chu, Shao-Cheng, et al.
Published: (2014)

Design of a DCO for an All Digital PLL for the 60 GHz Band : Design of a DCO for an All Digital PLL for the 60 GHz Band
by: Balasubramanian, Manikandan, et al.
Published: (2013)

Design and Implementation of 1-Volt GHz and Fast-Locking Phase-Locked Loop
by: Shu-Chang Kuo, et al.
Published: (2004)

Dual-mode Divide-by-3/-5 Direct Injection-Locked Frequency Divider and 24 GHz PLL in a CMOS Process
by: Sih-HanLi, et al.
Published: (2011)

Design and Implement of Injection-Locked Frequency Synthesizer for 60-GHz Wireless Communication Systems
by: Po-Tsang Chen, et al.
Published: (2015)

Design and Implementation of 2.4~2.483GHz Digital PLL Sweeping Wireless Video Receiver
by: Yu-yu Chen, et al.
Published: (2005)

A Fully Integrated CMOS 1.8GHz Frequency Synthesizer for DCS-1800 Wireless Communication Systems
by: Jiu-Liang Tsai, et al.
Published: (2002)

A 1.8V 2.4GHz CMOS RF Front-end Circuit for Wireless Communication
by: Tzung-Shien Lin, et al.
Published: (2000)

5.6-GHz All Digital PLL Frequency Synthesizer
by: Chu-Yang Huang, et al.
Published: (2018)

A PLL-based 5GHz CMOS Frequency synthesizer
by: Shu--Min Chen, et al.
Published: (2002)

A 2.4 GHz CMOS FREQUENCY SYNTHESIZER BY PLL
by: Kuo-Chen Lu, et al.
Published: (2002)

A 76GHz PLL for mm-wave imaging applications
by: Nguyen, Khoa M., et al.
Published: (2012)