A 10-Bit 50-MS/s SAR ADC for Dual-Voltage Domain Portable Systems

A 10-Bit 50-MS/s SAR ADC for Dual-Voltage Domain Portable Systems

碩士 === 國立成功大學 === 電機工程學系 === 103

Bibliographic Details
Main Authors:	Wei-HaoTsai, 蔡偉浩
Other Authors:	Soon-Jyh Chang
Format:	Others
Language:	en_US
Published:	2015
Online Access:	http://ndltd.ncl.edu.tw/handle/sq6274

Similar Items

A 10-BIT 5-MS/S LOW-VOLTAGE PIPELINE ADC
by: Wen-Ren wang, et al.
Published: (2006)

A 10-BIT 5MS/S LOW-VOLTAGE PIPELINE ADC
by: Wei-Ren Wang, et al.
Published: (2006)

A 10-bit 100-MS/s Power-Efficient Flash SAR ADC
by: Chao-FangTsai, et al.
Published: (2011)

A 150MS/s 10bits Hybrid SAR ADC with Time-domain analysis
by: Liao, Chao Han, et al.
Published: (2016)

The 10-bit 2-MS/s Low Voltage SAR ADC Chip Design for Wireless Sensor Applications
by: Ting Ye, et al.
Published: (2012)

A 10-bit 27-MS/s Low Power SAR ADC
by: Meng-FaYang, et al.
Published: (2010)

Design and Implementation of a 10-bit 160-MS/s SAR ADC
by: Hsuan-Chin Yeh, et al.
Published: (2016)

A 10-Bits 50-MS/s SAR ADC Based on Area-Efficient and Low-Energy Switching Scheme
by: Chi-Chang Lu, et al.
Published: (2020-01-01)

A 10-Bit Area-Efficient SAR ADC
by: Chao,Hao-tsun, et al.
Published: (2012)

A 10-bit 50MS/s Pipelined ADC With Background Gain Error Calibration
by: Bing-Wen Lai, et al.
Published: (2014)

A 10-bit 200-MS/s SAR ADC with Dual-loop Asynchronous Control in 90nm CMOS
by: Li-Yuan Hsu, et al.
Published: (2019)

A 10-bit 125-MS/s SAR ADC with Techniques for Relaxing the Requirement on Driving Capability of Reference Voltage Buffers
by: Shao-HuaWan, et al.
Published: (2012)

A low-power 10-bit 50 MS/s CMOS successive approximation register ADC
by: Guo, Wei
Published: (2012)

A low-power 10-bit 50 MS/s CMOS successive approximation register ADC
by: Guo, Wei
Published: (2012)

A Low Power 10Bit 50MS/s Pipelined ADC for Image Processing Applications
by: Lin, Zhe-Hui, et al.
Published: (2009)

A low-power 10-bit 50 MS/s CMOS successive approximation register ADC
by: Guo, Wei
Published: (2012)

2b/cycle-Assisted 10-bit SAR ADCs
by: Hua-Wei Tseng, et al.
Published: (2018)

A 10-bit 110-MS/s SAR ADC with 2.5-bit Predictive Capacitor Switching Procedure
by: Nan-YuanWang, et al.
Published: (2011)

A DIGITALLY CALIBRATED 11-BIT 10-MS/s SAR ADC WITH MONOTONIC SWITCHING SPLIT CAPACITOR ARRAY
by: Wei Tung, et al.
Published: (2016)

Implementation of the 10-bit 40-MS/s Pipelined ADC
by: Chou, Yu-Liang, et al.
Published: (2017)

A 10-bit 250MS/s pipelined ADC
by: Jian-Feng Shiu, et al.
Published: (2007)

A 12-bits 50MS/s Pipelined-SAR ADC in 0.18μm CMOS Technology
by: Wei-Jin Lu, et al.
Published: (2014)

A 10-bit 120-MS/s SAR ADC with Compact Architecture and Noise Suppression Technique
by: Che-HsunKuo, et al.
Published: (2014)

A 2.5-bit/cycle 10-bit 160-MS/s SAR ADC with Digital Code Error Correction
by: Chia-HsinLee, et al.
Published: (2016)

IMPLEMENTATION OF A 10-BIT A-SAR ADC CIRCUIT BASED ON VOLTAGE TO TIME CONVERSION
by: Koyada, Suresh
Published: (2016)

Design and Implementation of a 12-bit 100-MS/s SAR ADC
by: Chia-Wei - Yen, et al.
Published: (2016)

Design of 6-bit Flash ADC and 10-bit voltage-segmented DAC
by: Ju-Lin Huang, et al.
Published: (2010)

A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
by: Deeksha Verma, et al.
Published: (2020-07-01)

A 10-bit 1.28MS/s SAR ADC for Bio-Medical Signal Acquisition System
by: Lin, Kuan-Ting, et al.
Published: (2013)

A 10-bit Hybrid SAR ADC with Time-domain Quantizer for Wireless Sensor Network
by: Chen, Yan-Jiun, et al.
Published: (2015)

A Low Power 10-Bit SAR ADC with DT-MOS at Ultra-Low Supply Voltage
by: Hao-TingJian, et al.
Published: (2018)

A 12-BIT 50-MS/S BUILT-IN ANALOG SELF-CALIBRATED PIPELINE ADC
by: Yu-Chen Shen, et al.
Published: (2006)

A Column-Parallel 10-bit SAR ADC with Linearity Calibration for CMOS Image Sensor
by: Tsai, Shan-Ju, et al.
Published: (2011)

A low power 10bit 200Ms/s Pipelined ADC
by: Chen, Yi-Ting, et al.
Published: (2017)

A Single-Channel 10-bit 400-MS/s Pipeline ADC
by: Chen-Kai Hsu, et al.
Published: (2015)

A 10-bit 250MS/s Two-Step Binary-Search Assisted Time-Interleaved SAR ADC
by: Hui-wen Huang, et al.
Published: (2015)

The Design of a 10b 100MS/s Pipelined ADC and a 10b 20MS/s SAR ADC
by: Yung Zeng Wu, et al.

A Low Voltage 10-bit 100-kS/s to 500kS/s Successive Approximation Register (SAR) ADC
by: Duen-Ting Fan, et al.
Published: (2016)

Design of 10-bit SAR ADC with Background Calibration of Comparator Offset
by: Lin, Li-Wei, et al.
Published: (2018)

A study of SAR ADC and implementation of 10-bit asynchronous design
by: Kardonik, Olga
Published: (2013)

Cannot write session to /tmp/vufind_sessions/sess_716nenoqopbfnuv81ls8bfaoc9