A High Effective Resolution Bandwidth High Speed Asynchronous Successive Approximation Register ADC
碩士 === 國立中興大學 === 電機工程學系所 === 103 === This thesis presents a high effective resolution bandwidth (ERBW) high speed asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) with differential input signals. This ADC is designed as the sub-ADC that constructs a time-interl...
Main Authors: | Chun-Hao Chang, 張峻豪 |
---|---|
Other Authors: | 林維亮 |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/54170690466820934535 |
Similar Items
-
Input Buffer Improved High Speed Asynchronous Successive Approximation Register ADC
by: Ting-Wei Hu, et al.
Published: (2016) -
A Metal Density Improved High Speed Asynchronous Successive Approximation Register ADC
by: Po-Tsang Wang, et al.
Published: (2017) -
Design of Successive Approximation Register ADCs for Biomedical and High-Bandwidth Applications
by: Chang, Jia-Heng, et al.
Published: (2018) -
A Differential High Speed Asynchronous Successive Approximation Register ADC With Monotonic Capacitor Switching Procedure
by: Shih-Ying Tseng, et al.
Published: (2013) -
Power-Efficient Zero Crossing Based Pipelined Successive-Approximation-Register ADC with Asynchronous Timing Control
by: Ping-HsunChou, et al.
Published: (2014)