A Novel Imprecise Compressor Design Used in DSP Multiplier
碩士 === 國立中興大學 === 資訊科學與工程學系 === 103 === In this paper, we propose a novel imprecise 4-2 compressor design used in the multipliers and image processing application. The image processing application can tolerate errors and still produce meaningful and useful results. We analyze the output of precise 4...
Main Authors: | Yi-Fong Lin, 林翊楓 |
---|---|
Other Authors: | Yen-Jen Chang |
Format: | Others |
Language: | zh-TW |
Published: |
2015
|
Online Access: | http://ndltd.ncl.edu.tw/handle/3dfd64 |
Similar Items
-
Approximate Multiplier Design Using Novel Dual-Stage 4:2 Compressors
by: Pranose J. Edavoor, et al.
Published: (2020-01-01) -
VLSI Design of Low-Error Multiplier and High-Performance Crossbar for DSP
by: Jhih-Jie Lin, et al.
Published: (2007) -
Design of Efficient Signed Multiplier Using Compressors for FFT Architecture
by: Marimuthu R, et al.
Published: (2017-04-01) -
Design and Analysis of Multiplier Using Approximate 15-4 Compressor
by: R. Marimuthu, et al.
Published: (2017-01-01) -
Modified Sign and Magnitude Multiplier Used in DSP Applications
by: Jing-he Chang, et al.
Published: (2014)